Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix undriven signal

This commit is contained in:
7FM 2024-11-11 15:27:27 +01:00 committed by GitHub
parent 35cf16ea56
commit 4b3af464dc
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/vexriscv/plugin/IBusSimplePlugin.scala
View File

@ -371,6 +371,7 @@ class IBusSimplePlugin( resetVector : BigInt,
} }
val fetchRsp = FetchRsp() val fetchRsp = FetchRsp()
fetchRsp.isRvc := False
fetchRsp.pc := stages.last.output.payload fetchRsp.pc := stages.last.output.payload
fetchRsp.rsp := rspBuffer.output.payload fetchRsp.rsp := rspBuffer.output.payload
fetchRsp.rsp.error.clearWhen(!rspBuffer.output.valid) //Avoid interference with instruction injection from the debug plugin fetchRsp.rsp.error.clearWhen(!rspBuffer.output.valid) //Avoid interference with instruction injection from the debug plugin