Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix #430

This commit is contained in:
Dolu1990 2024-09-20 11:40:28 +02:00
parent fd2d784298
commit 8c1e69b872
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/DecoderSimplePlugin.scala
View File

@ -88,7 +88,7 @@ class DecoderSimplePlugin(catchIllegalInstruction : Boolean = false,
}
}
val detectLegalInstructions = catchIllegalInstruction || throwIllegalInstruction || forceLegalInstructionComputation || assertIllegalInstruction
val detectLegalInstructions = true
object ASSERT_ERROR extends Stageable(Bool)