Hardware
/
f4pga
mirror of https://github.com/chipsalliance/f4pga.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #652 from ept221/patch-1 

Grammar fix
This commit is contained in:
Karol Gugala 2023-01-29 09:43:16 +01:00 committed by GitHub
parent 553af11ede 4ebbba1442
commit 34008841c1
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/flows/f4pga.rst
View File

@ -174,7 +174,7 @@ buffer types that they can use in designs:
Nevertheless, the actual chips consist only of the ``BUFGCTRL`` primitives, Nevertheless, the actual chips consist only of the ``BUFGCTRL`` primitives,
which are the most universal and can function as other clock buffer which are the most universal and can function as other clock buffer
primitives from the Xilinx manual. Because of that, only one architecture model primitives from the Xilinx manual. Because of that, only one architecture model
is required for VPR. The rest of the primitives is mapped to this general is required for VPR. The rest of the primitives are mapped to this general
buffer during the techmapping process. The model of ``BUFGCTRL`` primitive used buffer during the techmapping process. The model of ``BUFGCTRL`` primitive used
by VPR is called ``BUFGCTR_VPR`` (More information about the architecture by VPR is called ``BUFGCTR_VPR`` (More information about the architecture
modeling in VPR can be found in the `VTR FPGA Architecture Description`_). modeling in VPR can be found in the `VTR FPGA Architecture Description`_).