Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

examples/versa_ecp5: Fix memtype.

This commit is contained in:
Florent Kermarrec 2021-10-07 13:44:36 +02:00
parent 460dcc0a9e
commit ba0012f881
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
examples/versa_ecp5.yml
View File

@ -8,7 +8,7 @@
# General ------------------------------------------------------------------
"device": "LFE5UM5G-45F-8BG381C", # FPGA device.
"cpu": "vexriscv", # CPU type (ex vexriscv, serv, None)
"memtype": "SDR", # DRAM type
"memtype": "DDR3", # DRAM type
"uart": "rs232", # Type of UART interface (rs232, fifo)
# PHY ----------------------------------------------------------------------