2015-09-07 19:43:09 -04:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
|
|
|
|
from setuptools import setup
|
|
|
|
from setuptools import find_packages
|
|
|
|
|
|
|
|
|
2023-12-19 04:12:51 -05:00
|
|
|
with open("README.md", "r", encoding="utf-8") as fp:
|
2023-04-11 14:05:08 -04:00
|
|
|
long_description = fp.read()
|
|
|
|
|
|
|
|
|
2015-09-07 19:43:09 -04:00
|
|
|
setup(
|
2023-12-19 03:10:32 -05:00
|
|
|
name = "liteeth",
|
2024-09-27 03:35:27 -04:00
|
|
|
version = "2024.08",
|
2023-12-19 03:10:32 -05:00
|
|
|
description = "Small footprint and configurable Ethernet core",
|
|
|
|
long_description = long_description,
|
|
|
|
long_description_content_type = "text/markdown",
|
|
|
|
author = "Florent Kermarrec",
|
|
|
|
author_email = "florent@enjoy-digital.fr",
|
|
|
|
url = "http://enjoy-digital.fr",
|
|
|
|
download_url = "https://github.com/enjoy-digital/liteeth",
|
|
|
|
test_suite = "test",
|
|
|
|
license = "BSD",
|
2023-12-19 04:24:18 -05:00
|
|
|
python_requires = "~=3.7",
|
2023-12-19 03:10:32 -05:00
|
|
|
install_requires = ["pyyaml", "litex", "liteiclink"],
|
|
|
|
extras_require = {"develop": ["setuptools"]},
|
|
|
|
packages = find_packages(exclude=("test*", "sim*", "doc*", "examples*")),
|
|
|
|
include_package_data = True,
|
|
|
|
keywords = "HDL ASIC FPGA hardware design",
|
|
|
|
classifiers = [
|
2024-01-01 09:27:37 -05:00
|
|
|
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
|
|
|
|
"Environment :: Console",
|
|
|
|
"Development Status :: 3 - Alpha",
|
|
|
|
"Intended Audience :: Developers",
|
|
|
|
"License :: OSI Approved :: BSD License",
|
|
|
|
"Operating System :: OS Independent",
|
2023-04-11 14:05:08 -04:00
|
|
|
"Programming Language :: Python",
|
|
|
|
],
|
2023-12-19 03:10:32 -05:00
|
|
|
entry_points = {
|
2019-11-24 04:59:52 -05:00
|
|
|
"console_scripts": [
|
|
|
|
"liteeth_gen=liteeth.gen:main",
|
|
|
|
],
|
|
|
|
},
|
2015-09-07 19:43:09 -04:00
|
|
|
)
|