2017-01-19 08:33:24 -05:00
|
|
|
import unittest
|
2015-11-13 09:11:57 -05:00
|
|
|
from litex.gen import *
|
2015-09-07 07:28:02 -04:00
|
|
|
|
2015-11-13 09:11:57 -05:00
|
|
|
from litex.soc.interconnect import wishbone
|
2015-11-13 18:42:33 -05:00
|
|
|
from litex.soc.interconnect.stream_sim import *
|
2015-11-13 09:11:57 -05:00
|
|
|
|
2015-09-08 03:50:45 -04:00
|
|
|
from liteeth.common import *
|
|
|
|
from liteeth.core import LiteEthIPCore
|
2015-09-07 07:28:02 -04:00
|
|
|
|
2017-01-19 08:33:24 -05:00
|
|
|
from test.model.dumps import *
|
|
|
|
from test.model.mac import *
|
|
|
|
from test.model.ip import *
|
|
|
|
from test.model.icmp import *
|
|
|
|
from test.model import phy, mac, arp, ip, icmp
|
2015-09-07 07:28:02 -04:00
|
|
|
|
|
|
|
ip_address = 0x12345678
|
|
|
|
mac_address = 0x12345678abcd
|
|
|
|
|
|
|
|
|
2017-01-19 08:33:24 -05:00
|
|
|
class DUT(Module):
|
2015-09-07 07:28:02 -04:00
|
|
|
def __init__(self):
|
|
|
|
self.submodules.phy_model = phy.PHY(8, debug=True)
|
|
|
|
self.submodules.mac_model = mac.MAC(self.phy_model, debug=True, loopback=False)
|
|
|
|
self.submodules.arp_model = arp.ARP(self.mac_model, mac_address, ip_address, debug=True)
|
|
|
|
self.submodules.ip_model = ip.IP(self.mac_model, mac_address, ip_address, debug=True, loopback=False)
|
|
|
|
self.submodules.icmp_model = icmp.ICMP(self.ip_model, ip_address, debug=True)
|
|
|
|
|
|
|
|
self.submodules.ip = LiteEthIPCore(self.phy_model, mac_address, ip_address, 100000)
|
|
|
|
|
2017-01-19 08:33:24 -05:00
|
|
|
|
2016-03-21 14:30:47 -04:00
|
|
|
def main_generator(dut):
|
|
|
|
packet = MACPacket(ping_request)
|
|
|
|
packet.decode_remove_header()
|
|
|
|
packet = IPPacket(packet)
|
|
|
|
packet.decode()
|
|
|
|
packet = ICMPPacket(packet)
|
|
|
|
packet.decode()
|
|
|
|
dut.icmp_model.send(packet)
|
2015-11-13 08:47:57 -05:00
|
|
|
|
2016-03-21 14:30:47 -04:00
|
|
|
for i in range(256):
|
|
|
|
yield
|
2015-09-07 07:28:02 -04:00
|
|
|
|
2017-01-19 08:33:24 -05:00
|
|
|
|
|
|
|
class TestICMP(unittest.TestCase):
|
|
|
|
def test(self):
|
|
|
|
dut = DUT()
|
|
|
|
generators = {
|
|
|
|
"sys" : [main_generator(dut)],
|
|
|
|
"eth_tx": [dut.phy_model.phy_sink.generator(),
|
|
|
|
dut.phy_model.generator()],
|
|
|
|
"eth_rx": dut.phy_model.phy_source.generator()
|
|
|
|
}
|
|
|
|
clocks = {"sys": 10,
|
|
|
|
"eth_rx": 10,
|
|
|
|
"eth_tx": 10}
|
|
|
|
run_simulation(dut, generators, clocks, vcd_name="sim.vcd")
|