Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/ecp5rgmii.py: In-Band Status CSRField("clock_speed") size fixed

This commit is contained in:
Andrei Novysh 2024-04-14 00:37:31 +03:00
parent a0d59dd264
commit 0e8079a9da
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
liteeth/phy/ecp5rgmii.py
View File

@ -71,7 +71,7 @@ class LiteEthPHYRGMIIRX(LiteXModule):
("``0b0``", "Link down."), ("``0b0``", "Link down."),
("``0b1``", "Link up."), ("``0b1``", "Link up."),
]), ]),
CSRField("clock_speed", size=1, values=[ CSRField("clock_speed", size=2, values=[
("``0b00``", "2.5MHz (10Mbps)."), ("``0b00``", "2.5MHz (10Mbps)."),
("``0b01``", "25MHz (100MBps)."), ("``0b01``", "25MHz (100MBps)."),
("``0b10``", "125MHz (1000MBps)."), ("``0b10``", "125MHz (1000MBps)."),