Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

setup.py: Fix/Revert classifiers.

This commit is contained in:
Florent Kermarrec 2024-01-01 15:27:37 +01:00
parent a4b74c32c1
commit 1c9acfeaa7
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
setup.py
View File

@ -27,12 +27,12 @@ setup(
include_package_data = True, include_package_data = True,
keywords = "HDL ASIC FPGA hardware design", keywords = "HDL ASIC FPGA hardware design",
classifiers = [ classifiers = [
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
"Environment :: Console", "Environment :: Console",
"Development Status :: 3 - Alpha", "Development Status :: 3 - Alpha",
"Intended Audience :: Developers", "Intended Audience :: Developers",
"License :: OSI Approved :: BSD License", "License :: OSI Approved :: BSD License",
"Operating System :: OS Independent", "Operating System :: OS Independent",
"Programming Language :: Python", "Programming Language :: Python",
], ],
entry_points = { entry_points = {