Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/rmii: Cosmetic cleanups.

This commit is contained in:
Florent Kermarrec 2024-09-23 15:30:08 +02:00
parent f252eed154
commit 1d19de09ef
1 changed files with 12 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
liteeth/phy/rmii.py
View File

@ -107,8 +107,8 @@ class LiteEthPHYRMIICRG(LiteXModule):
# # # # # #
# RX/TX clocks # RX/TX clocks.
# -------------
self.cd_eth_rx = ClockDomain() self.cd_eth_rx = ClockDomain()
self.cd_eth_tx = ClockDomain() self.cd_eth_tx = ClockDomain()
@ -129,7 +129,8 @@ class LiteEthPHYRMIICRG(LiteXModule):
else: else:
self.comb += clock_pads.ref_clk.eq(~clk_signal) # CHEKCME: Keep Invert? self.comb += clock_pads.ref_clk.eq(~clk_signal) # CHEKCME: Keep Invert?
# Reset # Reset.
# ------
self.reset = reset = Signal() self.reset = reset = Signal()
if with_hw_init_reset: if with_hw_init_reset:
self.hw_reset = LiteEthPHYHWReset() self.hw_reset = LiteEthPHYHWReset()
@ -153,13 +154,21 @@ class LiteEthPHYRMII(LiteXModule):
def __init__(self, clock_pads, pads, refclk_cd="eth", def __init__(self, clock_pads, pads, refclk_cd="eth",
with_hw_init_reset = True, with_hw_init_reset = True,
with_refclk_ddr_output = True): with_refclk_ddr_output = True):
# CRG.
# ----
self.crg = LiteEthPHYRMIICRG(clock_pads, pads, refclk_cd, self.crg = LiteEthPHYRMIICRG(clock_pads, pads, refclk_cd,
with_hw_init_reset = with_hw_init_reset, with_hw_init_reset = with_hw_init_reset,
with_refclk_ddr_output = with_refclk_ddr_output, with_refclk_ddr_output = with_refclk_ddr_output,
) )
# TX/RX.
# ------
self.tx = ClockDomainsRenamer("eth_tx")(LiteEthPHYRMIITX(pads)) self.tx = ClockDomainsRenamer("eth_tx")(LiteEthPHYRMIITX(pads))
self.rx = ClockDomainsRenamer("eth_rx")(LiteEthPHYRMIIRX(pads)) self.rx = ClockDomainsRenamer("eth_rx")(LiteEthPHYRMIIRX(pads))
self.sink, self.source = self.tx.sink, self.rx.source self.sink, self.source = self.tx.sink, self.rx.source
# MDIO.
# -----
if hasattr(pads, "mdc"): if hasattr(pads, "mdc"):
self.mdio = LiteEthPHYMDIO(pads) self.mdio = LiteEthPHYMDIO(pads)