Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

examples: increase clk_freq to 125MHz on udp_s7phyrgmii.yml.

This commit is contained in:
Florent Kermarrec 2020-03-19 22:01:33 +01:00
parent ea24ff6993
commit 400ca97f45
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
examples/udp_s7phyrgmii.yml
View File

@ -5,7 +5,7 @@
phy: LiteEthS7PHYRGMII phy: LiteEthS7PHYRGMII
vendor: xilinx vendor: xilinx
# Core --------------------------------------------------------------------- # Core ---------------------------------------------------------------------
clk_freq: 100e6 clk_freq: 125e6
core: udp core: udp
mac_address: 0x10e2d5000000 mac_address: 0x10e2d5000000
ip_address: 192.168.1.50 ip_address: 192.168.1.50