Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

identify some ressources optimization in HW icmp and etherbone

This commit is contained in:
Florent Kermarrec 2015-10-24 12:55:49 +02:00
parent a6415c08b4
commit 56773f962f
2 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
liteeth/core/icmp.py
View File

@ -125,6 +125,7 @@ class LiteEthICMPEcho(Module):
# # #
# TODO: optimize ressources (no need to store parameters as datas)
self.submodules.buffer = Buffer(eth_icmp_user_description(8), 128, 2)
self.comb += [
Record.connect(sink, self.buffer.sink),

2
liteeth/frontend/etherbone.py
View File

@ -188,6 +188,7 @@ class LiteEthEtherboneRecordReceiver(Module):
# # #
# TODO: optimize ressources (no need to store parameters as datas)
fifo = SyncFIFO(eth_etherbone_record_description(32), buffer_depth,
buffered=True)
self.submodules += fifo
@ -263,6 +264,7 @@ class LiteEthEtherboneRecordSender(Module):
# # #
# TODO: optimize ressources (no need to store parameters as datas)
pbuffer = Buffer(eth_etherbone_mmap_description(32), buffer_depth)
self.submodules += pbuffer
self.comb += Record.connect(sink, pbuffer.sink)