Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

liteeth/mac/wishbone: Fix write_only mode on RX.

This commit is contained in:
Florent Kermarrec 2024-06-25 18:26:20 +02:00
parent ec05e9c35c
commit 80bded4ffc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
liteeth/mac/wishbone.py
View File

@ -46,7 +46,7 @@ class LiteEthMACWishboneInterface(LiteXModule):
mems = self.sram.writer.mems, mems = self.sram.writer.mems,
nslots = nrxslots, nslots = nrxslots,
read_only = rxslots_read_only, read_only = rxslots_read_only,
write_only = True, write_only = False,
) )
self._expose_wishbone_sram_interfaces( self._expose_wishbone_sram_interfaces(
bus = self.bus_tx, bus = self.bus_tx,