Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

README: cleanup

This commit is contained in:
Florent Kermarrec 2015-10-24 14:00:33 +02:00
parent 2b6dfa6a7e
commit 9635a94769
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
README
View File

@ -43,7 +43,7 @@ design flow by generating the verilog rtl that you will use as a standard core.
[> Proven [> Proven
---------- ----------
LiteEth is already used by commercial and open-source designs: LiteEth is already used in commercial and open-source designs:
- MiSoC: http://m-labs.hk/gateware.html - MiSoC: http://m-labs.hk/gateware.html
- ARTIQ: http://m-labs.hk/artiq/index.html - ARTIQ: http://m-labs.hk/artiq/index.html
- HDMI2USB: http://hdmi2usb.tv/home/ - HDMI2USB: http://hdmi2usb.tv/home/
@ -77,12 +77,12 @@ devel [AT] lists.m-labs.hk.
git clone https://github.com/m-labs/misoc --recursive git clone https://github.com/m-labs/misoc --recursive
4. Build and load UDP loopback design (only for KC705 for now): 4. Build and load UDP loopback design (only for KC705 for now):
go to ./example_designs/ go to example_designs/
run ./make.py -t udp all load-bitstream run ./make.py -t udp all load-bitstream
5. Test design (only for KC705 for now): 5. Test design (only for KC705 for now):
try to ping 192.168.0.42 try to ping 192.168.0.42
go to [..]/example_designs/test/ go to example_designs/test/
run ./make.py test_udp run ./make.py test_udp
6. Build and load Etherbone design (only for KC705 for now): 6. Build and load Etherbone design (only for KC705 for now):
@ -90,12 +90,12 @@ devel [AT] lists.m-labs.hk.
7. Test design (only for KC705 for now): 7. Test design (only for KC705 for now):
try to ping 192.168.0.42 try to ping 192.168.0.42
go to [..]/example_designs/test/ go to example_designs/test/
run ./make.py test_etherbone run ./make.py test_etherbone
[> Simulations [> Simulations
--------------- ---------------
Simulations are available in ./test/: Simulations are available in test/:
- mac_core_tb - mac_core_tb
- mac_wishbone_tb - mac_wishbone_tb
- arp_tb - arp_tb
@ -104,7 +104,7 @@ devel [AT] lists.m-labs.hk.
- udp_tb - udp_tb
All ethernet layers have their own model tested against real ethernet dumps (dumps.py) All ethernet layers have their own model tested against real ethernet dumps (dumps.py)
To run a simulation: To run a simulation:
go to ./test/ go to test/
make <simulation_name> make <simulation_name>
[> Tests [> Tests