Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

core/arp: fix typo

This commit is contained in:
Florent Kermarrec 2019-11-21 10:03:17 +01:00
parent 6b0a9251c0
commit ba83253ffa
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
liteeth/core/arp.py
View File

@ -66,7 +66,6 @@ class LiteEthARPTX(Module):
packetizer.sink.target_mac.eq(sink.mac_address), packetizer.sink.target_mac.eq(sink.mac_address),
packetizer.sink.target_ip.eq(sink.ip_address) packetizer.sink.target_ip.eq(sink.ip_address)
).Elif(sink.request, ).Elif(sink.request,
packetizer.sink.opcode.eq(arp_opcode_request), packetizer.sink.opcode.eq(arp_opcode_request),
packetizer.sink.target_mac.eq(0xffffffffffff), packetizer.sink.target_mac.eq(0xffffffffffff),
packetizer.sink.target_ip.eq(sink.ip_address) packetizer.sink.target_ip.eq(sink.ip_address)
@ -208,7 +207,7 @@ class LiteEthARPTable(Module):
self.submodules.fsm = fsm = FSM(reset_state="IDLE") self.submodules.fsm = fsm = FSM(reset_state="IDLE")
fsm.act("IDLE", fsm.act("IDLE",
# Note: for simplicicy, if APR table is busy response from arp_rx # Note: for simplicicy, if ARP table is busy response from arp_rx
# is lost. This is compensated by the protocol (retries) # is lost. This is compensated by the protocol (retries)
If(sink.valid & sink.request, If(sink.valid & sink.request,
NextState("SEND_REPLY") NextState("SEND_REPLY")