Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

core: Expose icmp_fifo_depth paramter.

This commit is contained in:
Florent Kermarrec 2024-09-19 22:18:53 +02:00
parent b61c3e5bd1
commit d5a9f9d2d4
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
liteeth/core/__init__.py
View File

@ -16,7 +16,7 @@ from liteeth.core.icmp import LiteEthICMP
class LiteEthIPCore(Module, AutoCSR):
def __init__(self, phy, mac_address, ip_address, clk_freq, arp_entries=1, dw=8,
with_icmp = True,
with_icmp = True, icmp_fifo_depth=128,
with_ip_broadcast = True,
with_sys_datapath = False,
tx_cdc_depth = 32,
@ -74,13 +74,14 @@ class LiteEthIPCore(Module, AutoCSR):
ip = self.ip,
ip_address = ip_address,
dw = dw,
fifo_depth = icmp_fifo_depth,
)
# UDP IP Core --------------------------------------------------------------------------------------
class LiteEthUDPIPCore(LiteEthIPCore):
def __init__(self, phy, mac_address, ip_address, clk_freq, arp_entries=1, dw=8,
with_icmp = True,
with_icmp = True, icmp_fifo_depth=128,
with_ip_broadcast = True,
with_sys_datapath = False,
tx_cdc_depth = 32,
@ -103,6 +104,7 @@ class LiteEthUDPIPCore(LiteEthIPCore):
clk_freq = clk_freq,
arp_entries = arp_entries,
with_icmp = with_icmp,
icmp_fifo_depth = icmp_fifo_depth,
dw = dw,
interface = interface,
endianness = endianness,