Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/pcs_1000basex: Other cosmetic cleanup on PCSTX.

This commit is contained in:
Florent Kermarrec 2024-10-15 11:46:39 +02:00
parent 19e1d19444
commit faf426f54a
1 changed files with 12 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
liteeth/phy/pcs_1000basex.py
View File

@ -64,12 +64,12 @@ class PCSGearbox(LiteXModule):
class PCSTX(LiteXModule): class PCSTX(LiteXModule):
def __init__(self, lsb_first=False): def __init__(self, lsb_first=False):
self.config_valid = Signal() self.config_valid = Signal() # Config valid.
self.config_reg = Signal(16) # Config register (16-bit). self.config_reg = Signal(16) # Config register (16-bit).
self.sgmii_speed = Signal(2) # SGMII speed. self.sgmii_speed = Signal(2) # SGMII speed.
self.sink = sink = stream.Endpoint([("data", 8)]) # Data input. self.sink = sink = stream.Endpoint([("data", 8)]) # Data input.
self.encoder = Encoder(lsb_first=lsb_first) # 8b/10b encoder. self.encoder = Encoder(lsb_first=lsb_first) # 8b/10b Encoder.
# Signals. # Signals.
# -------- # --------
@ -77,7 +77,7 @@ class PCSTX(LiteXModule):
parity = Signal() # Parity for /R/ extension. parity = Signal() # Parity for /R/ extension.
ctype = Signal() # Toggles config type. ctype = Signal() # Toggles config type.
# SGMII timer. # SGMII Timer.
# ------------ # ------------
timer = Signal(max=100) timer = Signal(max=100)
timer_done = Signal() timer_done = Signal()
@ -98,19 +98,18 @@ class PCSTX(LiteXModule):
# ---- # ----
self.fsm = fsm = FSM() self.fsm = fsm = FSM()
fsm.act("START", fsm.act("START",
If(self.config_valid,
self.encoder.k[0].eq(1), self.encoder.k[0].eq(1),
self.encoder.d[0].eq(K(28, 5)), self.encoder.d[0].eq(K(28, 5)),
# Wait for valid Config.
If(self.config_valid,
NextValue(count, 0), NextValue(count, 0),
NextState("CONFIG-D") NextState("CONFIG-D")
# Wait for valid Data.
).Else( ).Else(
If(sink.valid, If(sink.valid,
self.encoder.k[0].eq(1),
self.encoder.d[0].eq(K(27, 7)), # Start-of-packet /S/. self.encoder.d[0].eq(K(27, 7)), # Start-of-packet /S/.
NextState("DATA") NextState("DATA")
).Else( ).Else(
self.encoder.k[0].eq(1),
self.encoder.d[0].eq(K(28, 5)),
NextState("IDLE") NextState("IDLE")
) )
) )