Use cpu instead of cpu_or_bridge in examples
This commit is contained in:
parent
9e3b9d84ce
commit
06cac3a142
|
@ -56,7 +56,7 @@ class Core(SoCCore):
|
|||
with_timer=False
|
||||
)
|
||||
self.add_cpu_or_bridge(UARTWishboneBridge(platform.request("serial"), clk_freq, baudrate=115200))
|
||||
self.add_wb_master(self.cpu_or_bridge.wishbone)
|
||||
self.add_wb_master(self.cpu.wishbone)
|
||||
|
||||
self.bus = platform.request("bus")
|
||||
self.submodules.analyzer = LiteScopeAnalyzer((self.bus), 512)
|
||||
|
|
|
@ -32,7 +32,7 @@ class LiteScopeSoC(SoCCore):
|
|||
# bridge
|
||||
self.add_cpu_or_bridge(UARTWishboneBridge(platform.request("serial"),
|
||||
sys_clk_freq, baudrate=115200))
|
||||
self.add_wb_master(self.cpu_or_bridge.wishbone)
|
||||
self.add_wb_master(self.cpu.wishbone)
|
||||
|
||||
# Litescope IO
|
||||
self.submodules.io = LiteScopeIO(8)
|
||||
|
|
Loading…
Reference in New Issue