Commit Graph

191 Commits

Author SHA1 Message Date
Florent Kermarrec 3fb1018737 test/test_analzer: Update. 2022-03-14 10:21:57 +01:00
Florent Kermarrec 13813457d7 core/_Storage: Simplify/Fix w_conv.sink.data assignement.
- Constant(0, pads_bits) breaks cases where pads_bits==0.
- Assignement of MSBs to 0 is implicit.
2022-03-14 09:53:54 +01:00
enjoy-digital df23b3f8cd
Merge pull request #41 from smunaut/proto
core: Change upload protocol to allow bursting through xBone
2022-03-14 09:33:06 +01:00
Sylvain Munaut c5137773f6 core: Change upload protocol to allow bursting through xBone
Instead of using a very wide CSR, we force it to max 32 bits
and read each captured words as several sub-words.

Also, instead of checking for 'valid' flag every time, we
just read the 'level' of the memory buffer. Given the way
LiteScope works, we know capture is done and this is how many
words there is to read.

All in all this means that reading the data off the
buffer is just reading the same address over and over meaning
we can use very long bursts which helps _a_lot_ to speed things
up.

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
2022-03-09 22:07:27 +01:00
Florent Kermarrec 6f0287fecd core: Fix default samplerate and convert to int. 2022-03-07 17:39:31 +01:00
enjoy-digital 71187f8bd0
Merge pull request #40 from jevinskie/jev/vcd-timescale-fix
VCD: Add samplerate support to fix displayed timestamps
2022-01-31 16:55:12 +01:00
Jevin Sweval 21f6fcaa28 VCD: Add samplerate support to fix displayed timestamps
To use this, pass the samplerate kwarg to LiteScopeAnalyzer(). If using the sys domain, soc_obj.sys_clk_freq works.
2022-01-29 13:44:27 -08:00
Florent Kermarrec 42a357714b ci: Install ninja-build/meson. 2022-01-05 09:24:43 +01:00
Florent Kermarrec 769b9b6e61 Bump year. 2022-01-05 09:07:13 +01:00
Florent Kermarrec 08072a78ba Copyrights: Bump year. 2021-08-31 17:48:07 +02:00
Florent Kermarrec 14e8af8dd9 CONTRIBUTORS: Update. 2021-08-31 17:47:36 +02:00
Florent Kermarrec 45f562d63c core/LiteScopeAnalyzer: Switch register parameter to boolean. 2021-08-25 14:09:53 +02:00
enjoy-digital 1596bff127
Merge pull request #30 from antmicro/jboc/registered-inputs
litescope/core: add option to register input signals to cut timings
2021-08-25 13:23:59 +02:00
enjoy-digital 405b912829
Merge pull request #31 from sthornington/master
Fix the cli error messages to make it clearer when you need to provide more CSVs
2021-08-25 13:17:15 +02:00
enjoy-digital bf1c37864a
Merge branch 'master' into master 2021-08-25 13:17:08 +02:00
enjoy-digital ea431069f7
Merge pull request #36 from DurandA/clear-scope
litescope/core: add function to clear scope
2021-08-25 13:16:43 +02:00
Florent Kermarrec 431c730874 software/dump/json: Fix typo. 2021-08-25 13:06:00 +02:00
enjoy-digital 9437f52233
Merge pull request #35 from DurandA/json-exporter
software/dump: add JSON dump
2021-08-25 13:05:20 +02:00
Arnaud Durand 1243ab3c81 software/dump: add JSON dump 2021-05-24 03:57:58 +02:00
Arnaud Durand fab60ab5e0 litescope/core: add function to clear scope
The analyzer driver can be reused for further capturing by calling
the clear() function.
2021-05-24 03:57:03 +02:00
Florent Kermarrec 72c9930705 test/test_examples: Update. 2021-05-03 12:12:16 +02:00
Simon Thornington fe515d43e8 fix test, broken by the vendor_ prefixing of the platform artifacts 2021-04-10 19:04:38 -04:00
Simon Thornington 1e5305a2a4 trivial change 2021-04-10 18:58:42 -04:00
Simon Thornington 53637af809 fix typo 2021-04-10 13:59:27 -04:00
Simon Thornington ad2a781681 fix value conversion for hex values 2021-04-10 13:58:32 -04:00
Simon Thornington 2f37678b61 optional parameter to pass in the SoC CSR CSV, in addition to the analyzer CSV, necessary if the SoC was build with a --csr-csv other than csr.csv. Also improve the error messages a bit. 2021-04-10 13:07:14 -04:00
Jędrzej Boczar 824985cdd3 litescope/core: add option to register input signals to cut timings 2021-03-23 09:58:52 +01:00
Florent Kermarrec f7a9672284 platforms/targets: switch to LiteX-Boards. 2021-01-04 14:14:45 +01:00
Florent Kermarrec f78400aa29 ci: install RISC-V GCC. 2020-12-17 16:56:31 +01:00
Florent Kermarrec c8b7e1a922 litescope/core: set default csr_csv to csr_csv="analyzer.csv".
Simplify creating basic analyzer:

from litescope import LiteScopeAnalyzer
analyzer_signals = [...]
self.submodules.analyzer = LiteScopeAnalyzer(analyzer_signals, depth=512)
self.add_csr("analyzer")
2020-11-30 15:04:09 +01:00
Florent Kermarrec 0a67448ce9 ci: migrate from Travis CI to Github Actions. 2020-11-24 13:55:54 +01:00
Florent Kermarrec 94e2d15c94 software/litescope_cli: cleanup, use --csv to select analyzer file and add --dump argument. 2020-10-30 11:58:38 +01:00
Florent Kermarrec e6e5675100 software/litescope_cli: add name support (default="analyzer").
We can have several analyzers in the design, this allows selecting the one to use.
2020-10-23 10:31:46 +02:00
Florent Kermarrec d6911390c0 software/litescope_cli: add group support. 2020-10-16 10:40:24 +02:00
Florent Kermarrec dc9109030a software/driver/analyzer/add_trigger: add support for binary/hexa expressions with x support.
ex: litescope_cli -v sig1 0b111x0
ex: litescope_cli -v sig2 0x1234567x
2020-09-03 13:16:32 +02:00
Florent Kermarrec 69de7c4930 software/Dump: add add_scope_clk and add_scope_trig methods and add scope_clk/trig to dumps. 2020-09-03 09:23:19 +02:00
Florent Kermarrec 219a90122f core/Trigger: also apply mask to trigger value (avoid having doing it in software). 2020-09-02 17:09:25 +02:00
Florent Kermarrec 12be70325e software/litescope_cli: set default length to None (do a capture with max depth). 2020-09-02 10:55:32 +02:00
Florent Kermarrec bd10138124 core/_Storage: fix size of length/offset signals. 2020-09-02 10:54:38 +02:00
Florent Kermarrec 02b543e5ba litescope_cli: add capture subsampling support. 2020-08-25 09:28:15 +02:00
Florent Kermarrec 2739d5a069 add SPDX License identifier to header and specify file is part of LiteScope. 2020-08-23 16:45:20 +02:00
Florent Kermarrec ec7bd6b47d getting started: update. 2020-08-07 23:10:29 +02:00
enjoy-digital 7d227740bd
Merge pull request #27 from cklarhorst/fix-storage-wrong-clock-domain
Fix: 2 signals in the storage class belong to the wrong clock domain
2020-08-07 14:20:14 +02:00
Christian Klarhorst ad4e46c8c6 Fix: 2 signals in the storage class belong to the wrong clock domain
Signals & Domain overview:
  - self.{offset,length}.storage belong to sys clock
  - offset, length belong to scope clock
  - mem belongs to scope clock

Therefore, everything that involves mem needs to use offset/length
2020-08-07 13:56:06 +02:00
enjoy-digital 2ad73a0f54
Merge pull request #25 from cklarhorst/fix-trigger-flush-timer-wrong-clock-domain
Fix: A WaitTimer belongs to the wrong clock domain (trigger flush)
2020-08-05 23:10:26 +02:00
Christian Klarhorst 16e65556a2 Fix: A WaitTimer belongs to the wrong clock domain (trigger flush)
The WaitTimer for the trigger flush should belong to the scope clock
instead of the sys clock
2020-08-05 16:21:08 +02:00
Florent Kermarrec 0066866000 travis: install riscv toolchain for example. 2020-08-05 15:51:01 +02:00
Florent Kermarrec 6a322ed405 test/test_examples: update. 2020-08-05 14:51:50 +02:00
Florent Kermarrec bc6c5e35ee examples: add mininal example on Arty with Etherbone and ibus/counter on analyzer. 2020-08-05 13:22:29 +02:00
Florent Kermarrec 0182377a07 examples: remove obsolete examples rename litescope_test to litescope_cli and add it as console script. 2020-08-05 12:41:50 +02:00