qmtech_wukong: Switch to direct instance of LiteEthPHYGMII since hybrid MII/GMII does not seems to work correctly.
This commit is contained in:
parent
b6b3226192
commit
2505aeb9b4
|
@ -23,8 +23,7 @@ from litex.soc.cores.gpio import GPIOIn
|
||||||
from litedram.modules import MT41K128M16
|
from litedram.modules import MT41K128M16
|
||||||
from litedram.phy import s7ddrphy
|
from litedram.phy import s7ddrphy
|
||||||
|
|
||||||
from liteeth.phy import LiteEthPHY
|
from liteeth.phy import LiteEthPHYGMII
|
||||||
from liteeth.phy import LiteEthPHYMII
|
|
||||||
|
|
||||||
# CRG ----------------------------------------------------------------------------------------------
|
# CRG ----------------------------------------------------------------------------------------------
|
||||||
|
|
||||||
|
@ -110,10 +109,9 @@ class BaseSoC(SoCCore):
|
||||||
|
|
||||||
# Ethernet / Etherbone ---------------------------------------------------------------------
|
# Ethernet / Etherbone ---------------------------------------------------------------------
|
||||||
if with_ethernet or with_etherbone:
|
if with_ethernet or with_etherbone:
|
||||||
self.ethphy = LiteEthPHY(
|
self.ethphy = LiteEthPHYGMII(
|
||||||
clock_pads = self.platform.request("eth_clocks"),
|
clock_pads = self.platform.request("eth_clocks"),
|
||||||
pads = self.platform.request("eth"),
|
pads = self.platform.request("eth"))
|
||||||
clk_freq = sys_clk_freq)
|
|
||||||
if with_ethernet:
|
if with_ethernet:
|
||||||
self.add_ethernet(phy=self.ethphy, nrxslots=2, local_ip=eth_ip, remote_ip=remote_ip)
|
self.add_ethernet(phy=self.ethphy, nrxslots=2, local_ip=eth_ip, remote_ip=remote_ip)
|
||||||
if with_etherbone:
|
if with_etherbone:
|
||||||
|
|
Loading…
Reference in New Issue