Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add board support for Terasic/Arrow DECA board

This commit is contained in:
Hans Baier 2021-02-25 12:22:56 +07:00
parent bc255a6a0d
commit 6f558a5d65
4 changed files with 394 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
README.md
View File

@ -128,6 +128,7 @@ The Colorlight5A is a very nice board to start with, cheap, powerful, easy to us
| C10LPRefKit | Intel Cyclone10 | 10CL055 | 50MHz | FTDI | 16-bit 32MB SDR | No | 100Mbps MII | 16MB QSPI | No |
| De0Nano | Intel Cyclone4 | EP4CE22F | 50MHz | FTDI | 16-bit 32MB SDR | No | No | No | No |
| De10Lite | Intel MAX10 | 10M50DA | 50MHz | IOs | 16-bit 64MB SDR | No | No | No | No |
| DECA | Intel MAX10 | 10M50DA | 50MHz | JTAG | 16-bit 512MG DDR3* | No | Yes | No | Yes |
| De10Nano | Intel Cyclone5 | 5CSEBA6 | 50MHz | IOs | 16-bit 32MB SDR | No | No | No | Yes |
| Arrow SoCKit | Intel Cyclone5 | 5CSXFC6D6F31C8| 50MHz | JTAG | 32-bit 1GB DDR3* | No | No | No | No |
| De1SoC | Intel Cyclone5 | 5CSEMA5 | 50MHz | IOs | 16-bit 64MB SDR | No | ? | ? | ? |

296
litex_boards/platforms/deca.py Normal file
View File

@ -0,0 +1,296 @@
#
# This file is part of LiteX-Boards.
#
# Copyright (c) 2014-2019 Hans Baier <hansfbaier@gmail.com>
# SPDX-License-Identifier: BSD-2-Clause
from litex.build.generic_platform import *
from litex.build.altera import AlteraPlatform
from litex.build.altera.programmer import USBBlaster
# IOs ----------------------------------------------------------------------------------------------
_io = [
# power button
("pwr_but", 0, Pins("P9:9"), IOStandard("3.3-V LVTTL")),
# system reset
("sys_reset_n", 0, Pins("P9:10"), IOStandard("3.3-V LVTTL")),
# Clk
("adc_clk_10", 0, Pins("M9"), IOStandard("2.5 V")),
("clk1_50", 0, Pins("M8"), IOStandard("2.5 V")),
("clk2_50", 0, Pins("P11"), IOStandard("3.3-V LVTTL")),
# Leds
("user_led", 0, Pins("C7"), IOStandard("1.2 V")),
("user_led", 1, Pins("C8"), IOStandard("1.2 V")),
("user_led", 2, Pins("A6"), IOStandard("1.2 V")),
("user_led", 3, Pins("B7"), IOStandard("1.2 V")),
("user_led", 4, Pins("C4"), IOStandard("1.2 V")),
("user_led", 5, Pins("A5"), IOStandard("1.2 V")),
("user_led", 6, Pins("B4"), IOStandard("1.2 V")),
("user_led", 7, Pins("C5"), IOStandard("1.2 V")),
# Button
("key", 0, Pins("H21"), IOStandard("1.5 V SCHMITT TRIGGER")),
("key", 1, Pins("H22"), IOStandard("1.5 V SCHMITT TRIGGER")),
# Switches
("sw", 0, Pins("J21"), IOStandard("1.5 V SCHMITT TRIGGER")),
("sw", 1, Pins("J22"), IOStandard("1.5 V SCHMITT TRIGGER")),
# I2C: CapSense Buttons
("cap_sense_i2c", 0,
Subsignal("sclk", Pins("AB2")),
Subsignal("sdat", Pins("AB3")),
IOStandard("3.3-V LVTTL")
),
# board temperature sensor
("temp", 0,
Subsignal("cs_n", Pins("PIN_AB4")),
Subsignal("sc", Pins("PIN_AA1")),
Subsignal("sio", Pins("PIN_Y2")),
IOStandard("3.3-V LVTTL")
),
# power monitor I2C
("pmonitor", 0,
Subsignal("alert", Pins("Y4")),
Subsignal("scl", Pins("Y3")),
Subsignal("sda", Pins("Y1")),
IOStandard("3.3-V LVTTL")
),
# temperature and humidity sensor I2C
("rh_temp", 0,
Subsignal("drdy_n", Pins("AB9")),
Subsignal("scl", Pins("Y10")),
Subsignal("sda", Pins("AA10")),
IOStandard("3.3-V LVTTL")
),
# proximity / ambient light sensor
("proximity_i2c", 0,
Subsignal("scl", Pins("Y8")),
Subsignal("sda", Pins("AA8")),
Subsignal("int", Pins("AA9")),
IOStandard("3.3-V LVTTL")
),
# Accelerometer
("gsensor", 0,
Subsignal("sdi", Pins("C6")),
Subsignal("sdo", Pins("D5")),
Subsignal("cs_n", Pins("E9")),
Subsignal("sclk", Pins("B5")),
Subsignal("int1", Pins("E8")),
Subsignal("int2", Pins("D7")),
IOStandard("1.2 V")
),
# DDR3 SDRAM
("ddram", 0,
Subsignal("a", Pins(
"E21 V20 V21 C20 Y21 J14 V18 U20",
"Y20 W22 C22 Y22 N18 V22 W20"),
IOStandard("SSTL-15 CLASS I"),
),
Subsignal("ba", Pins("D19 W19 F19"), IOStandard("SSTL-15 CLASS I")),
Subsignal("ras_n", Pins("D22"), IOStandard("SSTL-15 CLASS I")),
Subsignal("cas_n", Pins("E20"), IOStandard("SSTL-15 CLASS I")),
Subsignal("we_n", Pins("E22"), IOStandard("SSTL-15 CLASS I")),
Subsignal("dm", Pins("N19 J15"),
IOStandard("SSTL-15 CLASS I"),
Misc("OUTPUT_TERMINATION=SERIES 50 OHM WITH CALIBRATION")
),
Subsignal("dq", Pins(
"L20 L19 L18 M15 M18 M14 M20 N20",
"K19 K18 J18 K20 H18 J20 H20 H19"),
IOStandard("SSTL-15 CLASS I"),
Misc("INPUT_TERMINATION=PARALLEL 50 OHM WITH CALIBRATION"),
Misc("OUTPUT_TERMINATION=SERIES 50 OHM WITH CALIBRATION"),
),
Subsignal("dqs_p", Pins("L14 K14"),
IOStandard("DIFFERENTIAL 1.5-V SSTL CLASS I"),
Misc("INPUT_TERMINATION=PARALLEL 50 OHM WITH CALIBRATION"),
Misc("OUTPUT_TERMINATION=SERIES 50 OHM WITH CALIBRATION")
),
Subsignal("dqs_n", Pins("L15 K15"),
IOStandard("DIFFERENTIAL 1.5-V SSTL CLASS I"),
Misc("INPUT_TERMINATION=PARALLEL 50 OHM WITH CALIBRATION"),
Misc("OUTPUT_TERMINATION=SERIES 50 OHM WITH CALIBRATION")
),
Subsignal("clk_p", Pins("D18"),
IOStandard("DIFFERENTIAL 1.5-V SSTL CLASS I"),
Misc("OUTPUT_TERMINATION=SERIES 50 OHM WITH CALIBRATION"),
Misc("D5_DELAY=2")
),
Subsignal("clk_n", Pins("E18"),
IOStandard("DIFFERENTIAL 1.5-V SSTL CLASS I"),
Misc("OUTPUT_TERMINATION=SERIES 50 OHM WITH CALIBRATION"),
Misc("D5_DELAY=2")
),
Subsignal("cs_n", Pins("F22"), IOStandard("SSTL-15 CLASS I")),
Subsignal("cke", Pins("B22"), IOStandard("SSTL-15 CLASS I")),
Subsignal("odt", Pins("G22"), IOStandard("SSTL-15 CLASS I")),
Subsignal("reset_n", Pins("U19"), IOStandard("SSTL-15 CLASS I")),
Misc("CURRENT_STRENGTH_NEW=MAXIMUM CURRENT")
),
# Audio
("audio", 0,
Subsignal("bclk", Pins("R14")),
Subsignal("reset_n", Pins("M21")),
Subsignal("din_mfp1", Pins("P15")),
Subsignal("dout_mfp2", Pins("P18")),
Subsignal("gpio_mfp5", Pins("M22")),
Subsignal("mclk", Pins("P14")),
Subsignal("miso_mfp4", Pins("N21")),
Subsignal("sclk_mfp3", Pins("P19")),
Subsignal("scl_ss_n", Pins("P20")),
Subsignal("sda_mosi", Pins("P21")),
Subsignal("spi_select", Pins("N22")),
Subsignal("wclk", Pins("R15")),
IOStandard("1.5 V")
),
# USB ULPI
("ulpi", 0,
Subsignal("fault_n", Pins("D8"), IOStandard("1.2 V")),
Subsignal("clk", Pins("H11"), IOStandard("1.2 V")),
Subsignal("stp", Pins("J12")),
Subsignal("dir", Pins("J13")),
Subsignal("nxt", Pins("H12")),
Subsignal("reset_n", Pins("E16")),
Subsignal("data", Pins("E12 E13 H13 E14 H14 D15 E15 F15")),
IOStandard("1.8 V")
),
("sdcard", 0,
Subsignal("sel", Pins("P13"), IOStandard("3.3-V LVTTL")),
Subsignal("fb_clk", Pins("R22")),
Subsignal("clk", Pins("T20")),
Subsignal("cmd", Pins("T21")),
Subsignal("data", Pins("R18 T18 T19 R20")),
IOStandard("1.5 V")
),
# MII Ethernet
("eth_clocks", 0,
Subsignal("tx", Pins("T5")),
Subsignal("rx", Pins("T6")),
IOStandard("2.5 V"),
),
("eth", 0,
Subsignal("rst_n", Pins("R3")),
Subsignal("mdio", Pins("N8")),
Subsignal("mdc", Pins("R5")),
Subsignal("rx_dv", Pins("P4")),
Subsignal("rx_er", Pins("V1")),
Subsignal("rx_data", Pins("U5 U4 R7 P8")),
Subsignal("tx_en", Pins("P3")),
Subsignal("tx_data", Pins("U2 W1 N9 W2")),
Subsignal("col", Pins("R4")),
Subsignal("crs", Pins("P5")),
Subsignal("pcf_en", Pins("V9"), IOStandard("3.3 V")),
IOStandard("2.5 V"),
),
# HDMI
("hdmi", 0,
Subsignal("tx_d_r", Pins("C18 D17 C17 C19 D14 B19 D13 A19 C14")),
Subsignal("tx_d_g", Pins("C14 A17 B16 C15 A14 A15 A12 A16")),
Subsignal("tx_d_b", Pins("A13 C16 C12 B17 B12 B14 A18 C13")),
Subsignal("tx_clk", Pins("A20")),
Subsignal("tx_de", Pins("C9")),
Subsignal("tx_hs", Pins("B11")),
Subsignal("tx_vs", Pins("C11")),
Subsignal("tx_int", Pins("B10")),
Misc("FAST_OUTPUT_REGISTER ON"),
IOStandard("1.8 V")
),
("hdmi_i2c", 0,
Subsignal("scl", Pins("C10")),
Subsignal("sda", Pins("B15")),
IOStandard("1.8 V")
),
("hdmi_i2s", 0,
Subsignal("i2s", Pins("A9 A11 A8 B8")),
Subsignal("mclk", Pins("A7")),
Subsignal("lrclk", Pins("A10")),
Subsignal("sclk", Pins("D12")),
IOStandard("3.3-V LVTTL")
),
# MIPI
("camera", 0,
Subsignal("mclk", Pins("U3")),
Subsignal("clkp", Pins("N5")),
Subsignal("clkn", Pins("N4")),
Subsignal("dp", Pins("R2 N1 T2 N2")),
Subsignal("dn", Pins("R1 P1 T1 N3")),
Subsignal("reset_n", Pins("T3")),
Subsignal("wp", Pins("U1")),
Subsignal("core_en", Pins("V3")),
IOStandard("2.5 V"),
),
# LP-MIPI
("camera", 1,
Subsignal("mclk", Pins("U3"), IOStandard("2.5 V")),
Subsignal("clkp", Pins("E11")),
Subsignal("clkn", Pins("E10")),
Subsignal("dp", Pins("A4 C3 B1 B3")),
Subsignal("dn", Pins("A3 C2 B2 A2")),
IOStandard("1.2 V"),
),
("mipi_i2c", 0,
Subsignal("scl", Pins("M1")),
Subsignal("sda", Pins("M2")),
IOStandard("2.5 V")
),
("gpio", 0, Pins("P8:3 P8:4 P8:5 P8:6 P8:7 P8:8 P8:9 P8:10",
"P8:11 P8:12 P8:13 P8:14 P8:15 P8:16 P8:17 P8:18",
"P8:19 P8:20 P8:21 P8:22 P8:23 P8:24 P8:25 P8:26",
"P8:27 P8:28 P8:29 P8:30 P8:31 P8:32 P8:33 P8:34",
"P8:35 P8:36 P8:37 P8:38 P8:39 P8:40 P8:41 P8:42",
"P8:43 P8:44 P8:45 P8:46"),
IOStandard("3.3-V LVTTL")
),
("gpio", 1, Pins("P9:11 P9:12 P9:13 P9:14 P9:15 P9:16 P9:17 P9:18",
"P9:19 P9:20 P9:21 P9:22 P9:23 P9:24 P9:25 P9:26",
"P9:27 P9:28 P9:29 P9:30 P9:31 P9:41 P9:42"),
IOStandard("3.3-V LVTTL")
),
]
# Connectors ---------------------------------------------------------------------------------------
_connectors = [
# Beagle bone black headers (numbering 1-based, Pin 0 is dummy)
# PIN 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46
("P8", "- - - W18 Y18 Y19 AA17 AA20 AA19 AB21 AB20 AB19 Y16 V16 AB18 V15 W17 AB17 AA16 AB16 W16 AB15 W15 Y14 AA15 AB14 AA14 AB13 AA13 AB12 AA12 AB11 AA11 AB10 Y13 Y11 W13 W12 W11 V12 V11 V13 V14 Y17 W14 U15 R13"),
("P9", "- - - - - - - - - U6 AA2 Y5 Y6 W6 W7 W8 V8 AB8 V7 R11 AB7 AB6 AA7 AA6 Y7 V10 U7 W9 W5 R9 W4 P9 - K4 - J4 H3 J8 J9 F5 F4 V17 W3 - - - -")
]
# Platform -----------------------------------------------------------------------------------------
class Platform(AlteraPlatform):
default_clk_name = "clk1_50"
default_clk_period = 1e9/50e6
create_rbf = False
def __init__(self):
AlteraPlatform.__init__(self, "10M50DAF484C6GES", _io, _connectors)
# disable config pin so bank8 can use 1.2V
self.add_platform_command("set_global_assignment -name AUTO_RESTART_CONFIGURATION ON")
self.add_platform_command("set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF")
self.add_platform_command("set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF")
def create_programmer(self):
return USBBlaster()
def do_finalize(self, fragment):
AlteraPlatform.do_finalize(self, fragment)
self.add_period_constraint(self.lookup_request("clk1_50", loose=True), 1e9/50e6)

96
litex_boards/targets/deca.py Executable file
View File

@ -0,0 +1,96 @@
#!/usr/bin/env python3
#
# This file is part of LiteX-Boards.
#
# Copyright (c) 2019 msloniewski <marcin.sloniewski@gmail.com>
# SPDX-License-Identifier: BSD-2-Clause
import os
import argparse
from migen import *
from migen.genlib.resetsync import AsyncResetSynchronizer
from litex.build.io import DDROutput
from litex_boards.platforms import deca
from litex.soc.cores.clock import Max10PLL
from litex.soc.integration.soc import SoCRegion
from litex.soc.integration.soc_core import *
from litex.soc.integration.soc_sdram import *
from litex.soc.integration.builder import *
from litex.soc.cores.led import LedChaser
from litevideo.terminal.core import Terminal
# CRG ----------------------------------------------------------------------------------------------
class _CRG(Module):
def __init__(self, platform, sys_clk_freq):
self.rst = Signal()
self.clock_domains.cd_sys = ClockDomain()
self.clock_domains.cd_sys_ps = ClockDomain(reset_less=True)
# # #
# Clk / Rst
clk50 = platform.request("clk1_50")
# PLL
self.submodules.pll = pll = Max10PLL(speedgrade="-6")
self.comb += pll.reset.eq(self.rst)
pll.register_clkin(clk50, 50e6)
pll.create_clkout(self.cd_sys, sys_clk_freq)
pll.create_clkout(self.cd_sys_ps, sys_clk_freq, phase=90)
# BaseSoC ------------------------------------------------------------------------------------------
class BaseSoC(SoCCore):
def __init__(self, sys_clk_freq=int(50e6), with_vga=False, **kwargs):
platform = deca.Platform()
# Defaults to UART over JTAG because no hardware uart is on the board
if kwargs["uart_name"] == "serial":
kwargs["uart_name"] = "jtag_atlantic"
# SoCCore ----------------------------------------------------------------------------------
SoCCore.__init__(self, platform, sys_clk_freq,
ident = "LiteX SoC on DECA",
ident_version = True,
**kwargs)
# CRG --------------------------------------------------------------------------------------
self.submodules.crg = _CRG(platform, sys_clk_freq)
# Leds -------------------------------------------------------------------------------------
self.submodules.leds = LedChaser(
pads = platform.request_all("user_led"),
sys_clk_freq = sys_clk_freq)
self.add_csr("leds")
# Build --------------------------------------------------------------------------------------------
def main():
parser = argparse.ArgumentParser(description="LiteX SoC on DECA")
parser.add_argument("--build", action="store_true", help="Build bitstream")
parser.add_argument("--load", action="store_true", help="Load bitstream")
parser.add_argument("--sys-clk-freq", default=50e6, help="System clock frequency (default: 50MHz)")
builder_args(parser)
soc_sdram_args(parser)
args = parser.parse_args()
soc = BaseSoC(
sys_clk_freq = int(float(args.sys_clk_freq)),
**soc_sdram_argdict(args)
)
builder = Builder(soc, **builder_argdict(args))
builder.build(run=args.build)
if args.load:
prog = soc.platform.create_programmer()
prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".sof"))
if __name__ == "__main__":
main()

1
test/test_targets.py
View File

@ -94,6 +94,7 @@ class TestTargets(unittest.TestCase):
# Intel Max10
platforms.append("de10lite")
platforms.append("deca")
# Lattice iCE40
platforms.append("fomu_evt")