targets: Map SPRAM to SRAM when use as SRAM.
This commit is contained in:
parent
524387b45d
commit
88ab3eca6f
|
@ -69,7 +69,7 @@ class BaseSoC(SoCCore):
|
||||||
|
|
||||||
# 128KB SPRAM (used as SRAM) ---------------------------------------------------------------
|
# 128KB SPRAM (used as SRAM) ---------------------------------------------------------------
|
||||||
self.spram = Up5kSPRAM(size=128 * KILOBYTE)
|
self.spram = Up5kSPRAM(size=128 * KILOBYTE)
|
||||||
self.bus.add_slave("sram", self.spram.bus, SoCRegion(size=128 * KILOBYTE))
|
self.bus.add_slave("sram", self.spram.bus, SoCRegion(origin=self.mem_map["sram"], size=128 * KILOBYTE))
|
||||||
|
|
||||||
# SPI Flash --------------------------------------------------------------------------------
|
# SPI Flash --------------------------------------------------------------------------------
|
||||||
# 4x mode is not possible on this board since WP and HOLD pins are not connected to the FPGA
|
# 4x mode is not possible on this board since WP and HOLD pins are not connected to the FPGA
|
||||||
|
|
|
@ -73,7 +73,7 @@ class BaseSoC(SoCCore):
|
||||||
|
|
||||||
# 128KB SPRAM (used as SRAM) ---------------------------------------------------------------
|
# 128KB SPRAM (used as SRAM) ---------------------------------------------------------------
|
||||||
self.spram = Up5kSPRAM(size=64 * KILOBYTE)
|
self.spram = Up5kSPRAM(size=64 * KILOBYTE)
|
||||||
self.bus.add_slave("sram", self.spram.bus, SoCRegion(size=64 * KILOBYTE))
|
self.bus.add_slave("sram", self.spram.bus, SoCRegion(origin=self.mem_map["sram"], size=64 * KILOBYTE))
|
||||||
|
|
||||||
# SPI Flash --------------------------------------------------------------------------------
|
# SPI Flash --------------------------------------------------------------------------------
|
||||||
from litespi.modules import W25Q64FV
|
from litespi.modules import W25Q64FV
|
||||||
|
|
Loading…
Reference in New Issue