litex_acorn_baseboard_mini: WiP GTPE2_common sharing.
This commit is contained in:
parent
1b22061e93
commit
d0e1c6fd37
|
@ -136,13 +136,15 @@ class BaseSoC(SoCCore):
|
||||||
|
|
||||||
# PCIe -------------------------------------------------------------------------------------
|
# PCIe -------------------------------------------------------------------------------------
|
||||||
if with_pcie:
|
if with_pcie:
|
||||||
assert not with_sata and (not with_ethernet or with_etherbone)
|
#assert not with_sata and (not with_ethernet or with_etherbone)
|
||||||
self.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x1_baseboard"),
|
self.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x1_baseboard"),
|
||||||
data_width = 64,
|
data_width = 64,
|
||||||
bar0_size = 0x20000)
|
bar0_size = 0x20000)
|
||||||
self.add_pcie(phy=self.pcie_phy, ndmas=1)
|
self.add_pcie(phy=self.pcie_phy, ndmas=1)
|
||||||
platform.toolchain.pre_placement_commands.append("reset_property LOC [get_cells -hierarchical -filter {{NAME=~pcie_s7/*gtp_channel.gtpe2_channel_i}}]")
|
#platform.toolchain.pre_placement_commands.append("reset_property LOC [get_cells -hierarchical -filter {{NAME=~pcie_s7/*gtp_channel.gtpe2_channel_i}}]")
|
||||||
platform.toolchain.pre_placement_commands.append("set_property LOC GTPE2_CHANNEL_X0Y4 [get_cells -hierarchical -filter {{NAME=~pcie_s7/*gtp_channel.gtpe2_channel_i}}]")
|
#platform.toolchain.pre_placement_commands.append("set_property LOC GTPE2_CHANNEL_X0Y4 [get_cells -hierarchical -filter {{NAME=~pcie_s7/*gtp_channel.gtpe2_channel_i}}]")
|
||||||
|
|
||||||
|
platform.toolchain.pre_placement_commands.append("remove_cell [get_cells -hierarchical -filter {{NAME=~pcie_s7/*gtpe2_common_i}}]")
|
||||||
|
|
||||||
# Ethernet / SATA RefClk/Shared-QPLL -------------------------------------------------------
|
# Ethernet / SATA RefClk/Shared-QPLL -------------------------------------------------------
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue