11956b1709
platforms/xilinx_zcu106.py: added connectors and FMC HPC0/1
2024-05-17 12:16:33 +02:00
c660a7a1af
Merge pull request #585 from hansfbaier/qmtech-fgg676-fix
...
qmtech_artix7_fgg676.py: This board also has a 200T variant
2024-05-16 11:09:19 +02:00
f544fec11b
Merge pull request #584 from hansfbaier/alientex_davincipro
...
alientek_davincipro: fix part number
2024-05-16 11:08:14 +02:00
0b1728ce2a
platform/xilinx_zcu102: fixed FMC HP0 pinout
2024-05-14 12:12:35 +02:00
7166ef5bba
qmtech_artix7_fgg676.py: This board also has a 200T variant, and all variants are speedgrade 2
2024-05-14 08:41:05 +07:00
19bce6630d
Add initial LimeSDR XTRX Platform support (Adapted from Fairwaves XTRX).
2024-04-26 16:00:40 +02:00
7a0ee7f5cf
platforms/fairwaves_xtrx: Change rst to rst_n (active low).
2024-04-26 15:50:28 +02:00
5a25a4e2b4
alinx_axau15p: Switch to OpenFPGALoader.
...
Requires: https://github.com/trabucayre/openFPGALoader/pull/452
2024-04-25 17:23:39 +02:00
f0c0005126
alientek_davincipro: fix part number
2024-04-25 07:42:19 +07:00
7cfc622353
Merge pull request #583 from hansfbaier/alientex_davincipro
...
alientek davincipro: fix speedgrade
2024-04-23 15:54:33 +02:00
a6b8457111
target/efinix_ti60_f225: Add L2 Cache (16KB for now) to improve perfs/Coremark.
2024-04-23 11:45:07 +02:00
e4a15f6064
targets/alinx_axau15: Remove unwanted add_sdcard() call.
2024-04-23 11:40:01 +02:00
949debb3ca
Merge remote-tracking branch 'origin/master' into alientex_davincipro
2024-04-22 14:46:33 +07:00
e0e2bf8f97
add Alientek DaVinci Pro FPGA board
2024-04-22 14:44:53 +07:00
20e9bea3f8
Merge pull request #582 from hansfbaier/alientex_davincipro
...
Add Alientek DaVinci Pro FPGA board
2024-04-22 09:33:08 +02:00
110c051779
add Alientek DaVinci Pro FPGA board
2024-04-22 13:46:39 +07:00
aaab2dcfe2
alinx_axau15: Add PCIe speed support (Gen3 or Gen4) and add SDCard parameter.
2024-04-19 14:35:13 +02:00
3dc2fb9c0d
ti60_f225_dev_kit: Remove Ethernet/Etherbone debug that is no longer useful.
2024-04-12 12:21:36 +02:00
fad45b45c1
targets/limesdr_mini_v2.py: allows using jtag_uart and added a note to load a demo firmware with litex_term + jtag_uart
2024-04-11 15:12:17 +02:00
1eaca08413
Merge pull request #581 from smunaut/adi
...
adi_adrv2crr: Fix typo in PMOD pinout
2024-04-10 14:21:38 +02:00
24db5783c1
adi_adrv2crr: Fix typo in PMOD pinout
...
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
2024-04-10 14:06:47 +02:00
62b5b58aec
platforms,targets/xilinx_zc706: added choice between vivado(default) and openFPGALoader, re-enable DDR
2024-04-08 20:38:09 +02:00
3bd14f541e
platforms/xilinx_zc706: added missing i2c node
2024-04-05 10:47:33 +02:00
d2d38794f4
Merge pull request #579 from hansfbaier/qmtech-altera-sdram-attrs
...
Better Altera SDRAM IO properties for more speed
2024-04-04 10:56:37 +02:00
cb84141cec
Merge pull request #578 from hansfbaier/qmtech-optional-core-resources
...
qmtech core boards: make core resources optional
2024-04-04 10:56:02 +02:00
44ab802ae6
Merge pull request #577 from hansfbaier/qmtech-ddr3-fix
...
qmtech_artix7_fgg676/fbg484: fix wrong memory chip type
2024-04-04 10:55:06 +02:00
27c02a4e1b
Merge pull request #580 from litex-hub/litex_acorn_baseboard_mini_eth_sata_sharing
...
Litex acorn baseboard mini eth sata sharing
2024-04-04 10:53:53 +02:00
bce119e0c3
litex_acorn_baseboard_mini: Proper fix to allow simultaneous Ethernet and SATA.
...
Tested successfully with ./litex_acorn_baseboard_mini.py --with-etherbone --with-sata --build --load.
-> Able to ping 192.168.1.50
-> Able to initialize SATA:
litex> sata_init
Initialize SATA...
Model: WDC WDS120G1G0A-00SS50
Capacity: 120GB
Successful.
2024-04-04 10:52:56 +02:00
d24e69c112
litex_acorn_baseboard_mini: Try to share QPLL to allow enabling SATA and Ethernet/Etherbone simultaneously.
2024-04-03 12:04:36 +02:00
934002e7e6
targets/alinx_axau15: Avoid USPHBMPCIEPHY workaround.
2024-04-02 12:46:11 +02:00
e4c4391a9c
colorlight_i9plus: Switch to OpenFPGALoader for loading bitstreams.
2024-04-02 08:44:25 +02:00
7d89aa0fe9
qmtech altera boards: sdram io properties for more speed
2024-03-30 20:43:41 +07:00
2392473b89
targets/xilinx_zc706: typo ZCU -> ZC
2024-03-30 11:54:28 +01:00
af1cdc4ed9
qmtech core boards: make core resources optional
2024-03-30 09:59:22 +07:00
a72f2a2e68
targets/xilinx_zc706: typo...
2024-03-29 07:18:19 +01:00
27dce96bf8
targets/xilinx_zc706: SFP/etherbone working: added a note to use it
2024-03-29 07:16:53 +01:00
917ae33351
targets/xilinx_zc706: temporary disabled ddr3
2024-03-29 07:11:06 +01:00
5629f9e97a
qmtech_artix7_fgg676: fix wrong memory chip type
2024-03-29 08:41:19 +07:00
2505aeb9b4
qmtech_wukong: Switch to direct instance of LiteEthPHYGMII since hybrid MII/GMII does not seems to work correctly.
2024-03-28 16:02:55 +01:00
b6b3226192
qmtech_wukong: Add --remote-ip argument.
2024-03-28 15:50:54 +01:00
4ca13943eb
qmtech_wukong: Change --board-version to --revision as on other boards.
2024-03-28 15:30:57 +01:00
4df2ab98e7
qmtech_wukong: Add V3 support and minor cleanups.
2024-03-28 15:23:58 +01:00
9235468ce1
qmtech_wukong: Minor cleanups.
2024-03-28 14:50:03 +01:00
57a9970257
xilinx_zc706: ADD DDR3 support in target and update/fix IOs definition in platform (Untested on hardware).
...
- Use/Mimic IO standards from KC705.
- Keep it to single rank for now (but add dual rank IOs in comments).
- Add DCI cascade property.
- Add sys4x and idelay clocking.
- Add LiteDRAM PHY/Core support.
2024-03-27 08:51:30 +01:00
ded90748ee
xilinx_kc705: Minor Cleanup/Update.
2024-03-27 08:48:05 +01:00
d582515af4
Merge pull request #576 from trabucayre/zc706_next
...
xilinx_zc706: Add missing peripherals/resources.
2024-03-27 08:26:44 +01:00
e51b9eb392
sipeed_tang_mega_138k_pro: Fix previous commit.
2024-03-26 22:05:20 +01:00
40c7a63e53
Finish tang_mega_138k renaming to tang_mega_138k_pro.
2024-03-26 21:58:02 +01:00
6ec1cfe401
xilinx_zc706: add missing peripherals/resources
2024-03-26 21:57:21 +01:00
d5038dec61
Merge pull request #572 from AlanCui4080/master
...
Rename sipeed_tang_mega_138k.py to sipeed_tang_mega_138k_pro.py
2024-03-26 21:55:11 +01:00
Gwenhael Goavec-Merou
enjoy-digital
Hans Baier
Sylvain Munaut