163 lines
7.0 KiB
Python
Executable File
163 lines
7.0 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
|
|
#
|
|
# This file is part of LiteX-Boards.
|
|
#
|
|
# Copyright (c) 2022 Andrew Elbert Wilson <Andrew.E.Wilson@ieee.org>
|
|
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
import os
|
|
|
|
from migen import *
|
|
from migen.genlib.resetsync import AsyncResetSynchronizer
|
|
|
|
from litex.gen import *
|
|
|
|
from litex_boards.platforms import opalkelly_xem8320
|
|
|
|
from litex.soc.cores.clock import *
|
|
from litex.soc.integration.soc_core import *
|
|
from litex.soc.integration.builder import *
|
|
from litex.soc.cores.led import LedChaser
|
|
from litex.soc.cores.video import VideoDVIPHY
|
|
|
|
from litedram.modules import MT40A512M16
|
|
from litedram.phy import usddrphy
|
|
|
|
# CRG ----------------------------------------------------------------------------------------------
|
|
|
|
class _CRG(LiteXModule):
|
|
def __init__(self, platform, sys_clk_freq, with_video_pll=False):
|
|
self.rst = Signal()
|
|
self.cd_sys = ClockDomain()
|
|
self.cd_sys4x = ClockDomain()
|
|
self.cd_idelay = ClockDomain()
|
|
if with_video_pll:
|
|
self.cd_hdmi = ClockDomain()
|
|
self.cd_hdmi5x = ClockDomain()
|
|
|
|
# # #
|
|
|
|
# Clk.
|
|
clk100 = platform.request("ddr_clk100")
|
|
|
|
# PLL.
|
|
self.pll = pll = USMMCM(speedgrade=-2)
|
|
self.comb += pll.reset.eq(self.rst)
|
|
pll.register_clkin(clk100, 100e6)
|
|
pll.create_clkout(self.cd_sys, sys_clk_freq, with_reset=False)
|
|
pll.create_clkout(self.cd_sys4x, 4*sys_clk_freq)
|
|
platform.add_false_path_constraints(self.cd_sys.clk, pll.clkin) # Ignore sys_clk to pll.clkin path created by SoC's rst.
|
|
self.idelayctrl = USIDELAYCTRL(cd_ref=self.cd_sys4x, cd_sys=self.cd_sys)
|
|
|
|
# Video PLL.
|
|
if with_video_pll:
|
|
self.video_pll = video_pll = USMMCM(speedgrade=-2)
|
|
video_pll.reset.eq(self.rst)
|
|
video_pll.register_clkin(self.cd_sys.clk, sys_clk_freq)
|
|
video_pll.create_clkout(self.cd_hdmi, 25e6)
|
|
video_pll.create_clkout(self.cd_hdmi5x, 5*25e6)
|
|
|
|
# BaseSoC ------------------------------------------------------------------------------------------
|
|
|
|
class BaseSoC(SoCCore):
|
|
def __init__(self, sys_clk_freq=int(125e6),
|
|
with_ethernet = False,
|
|
with_etherbone = False,
|
|
eth_ip = "192.168.1.50",
|
|
with_led_chaser = True,
|
|
with_video_framebuffer = False,
|
|
**kwargs):
|
|
platform = opalkelly_xem8320.Platform()
|
|
|
|
# TODO: add okHost FrontPanel API for UART, Data streaing, and Debug
|
|
|
|
# CRG --------------------------------------------------------------------------------------
|
|
self.crg = _CRG(platform, sys_clk_freq, with_video_pll=with_video_framebuffer)
|
|
|
|
# SoCCore ----------------------------------------------------------------------------------
|
|
kwargs["uart_name"] = "jtag_uart"
|
|
SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on XEM8320", **kwargs)
|
|
|
|
# DDR4 SDRAM -------------------------------------------------------------------------------
|
|
if not self.integrated_main_ram_size:
|
|
self.ddrphy = usddrphy.USPDDRPHY(platform.request("ddram"),
|
|
memtype = "DDR4",
|
|
sys_clk_freq = sys_clk_freq,
|
|
iodelay_clk_freq = 500e6)
|
|
self.add_sdram("sdram",
|
|
phy = self.ddrphy,
|
|
module = MT40A512M16(sys_clk_freq, "1:4"),
|
|
size = 0x40000000,
|
|
l2_cache_size = kwargs.get("l2_size", 8192)
|
|
)
|
|
|
|
# TODO: add SFP+ cages for ethernet
|
|
# Ethernet / Etherbone ---------------------------------------------------------------------
|
|
# if with_ethernet or with_etherbone:
|
|
# self.ethphy = KU_1000BASEX(self.crg.cd_eth.clk,
|
|
# data_pads = self.platform.request("sfp", 0),
|
|
# sys_clk_freq = self.clk_freq)
|
|
# self.comb += self.platform.request("sfp_tx_disable_n", 0).eq(1)
|
|
# self.platform.add_platform_command("set_property SEVERITY {{Warning}} [get_drc_checks REQP-1753]")
|
|
# if with_ethernet:
|
|
# self.add_ethernet(phy=self.ethphy)
|
|
# if with_etherbone:
|
|
# self.add_etherbone(phy=self.ethphy, ip_address=eth_ip)
|
|
|
|
# Video ------------------------------------------------------------------------------------
|
|
if with_video_framebuffer:
|
|
platform.add_extension(opalkelly_xem8320._dvi_pmod_io)
|
|
self.videophy = VideoDVIPHY(platform.request("dvi"), clock_domain="hdmi")
|
|
self.add_video_framebuffer(phy=self.videophy, timings="640x480@75Hz", clock_domain="hdmi")
|
|
|
|
# Leds -------------------------------------------------------------------------------------
|
|
if with_led_chaser:
|
|
self.leds = LedChaser(
|
|
pads = platform.request_all("user_led"),
|
|
sys_clk_freq = sys_clk_freq)
|
|
|
|
# Build --------------------------------------------------------------------------------------------
|
|
|
|
def main():
|
|
from litex.build.parser import LiteXArgumentParser
|
|
parser = LiteXArgumentParser(platform=opalkelly_xem8320.Platform, description="LiteX SoC on XEM8320.")
|
|
parser.add_target_argument("--sys-clk-freq", default=125e6, type=float, help="System clock frequency.")
|
|
#ethopts = parser.target_group.add_mutually_exclusive_group()
|
|
#ethopts.add_argument("--with-ethernet", action="store_true", help="Enable Ethernet support.")
|
|
#ethopts.add_argument("--with-etherbone", action="store_true", help="Enable Etherbone support.")
|
|
#parser.add_target_argument("--eth-ip", default="192.168.1.50", help="Ethernet/Etherbone IP address.")
|
|
#parser.add_target_argument("--eth-dynamic-ip", action="store_true", help="Enable dynamic Ethernet IP addresses setting.")
|
|
viopts = parser.target_group.add_mutually_exclusive_group()
|
|
viopts.add_argument("--with-video-terminal", action="store_true", help="Enable Video Terminal (HDMI).")
|
|
viopts.add_argument("--with-video-framebuffer", action="store_true", help="Enable Video Framebuffer (HDMI).")
|
|
args = parser.parse_args()
|
|
|
|
#assert not (args.with_etherbone and args.eth_dynamic_ip)
|
|
|
|
soc = BaseSoC(
|
|
sys_clk_freq = args.sys_clk_freq,
|
|
#with_ethernet = args.with_ethernet,
|
|
#with_etherbone = args.with_etherbone,
|
|
#eth_ip = args.eth_ip,
|
|
#eth_dynamic_ip = args.eth_dynamic_ip,
|
|
with_video_terminal = args.with_video_terminal,
|
|
with_video_framebuffer = args.with_video_framebuffer,
|
|
**parser.soc_argdict
|
|
)
|
|
|
|
soc.platform.add_extension(opalkelly_xem8320._sdcard_pmod_io)
|
|
soc.add_spi_sdcard()
|
|
|
|
builder = Builder(soc, **parser.builder_argdict)
|
|
if args.build:
|
|
builder.build(**parser.toolchain_argdict)
|
|
|
|
if args.load:
|
|
prog = soc.platform.create_programmer()
|
|
prog.load_bitstream(builder.get_bitstream_filename(mode="sram"))
|
|
# TODO: add option for FrontPanel Programming
|
|
|
|
if __name__ == "__main__":
|
|
main()
|