From 447469b0aa25f8c6fcb8bdb10b0129abbdf8f6d5 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Fin=20Maa=C3=9F?= <f.maass@vogl-electronic.com>
Date: Wed, 19 Jun 2024 16:29:35 +0200
Subject: [PATCH] soc: add_spi_master: make spi_clk_freq an int
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

convert spi_clk_freq to an int. this way the constant is also an int.

Signed-off-by: Fin Maaß <f.maass@vogl-electronic.com>
---
 litex/soc/integration/soc.py | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/litex/soc/integration/soc.py b/litex/soc/integration/soc.py
index 6afba18d1..85b0360c3 100644
--- a/litex/soc/integration/soc.py
+++ b/litex/soc/integration/soc.py
@@ -1973,6 +1973,8 @@ class LiteXSoC(SoC):
 
         self.check_if_exists(f"{name}")
 
+        spi_clk_freq = int(spi_clk_freq)
+
         if pads is None:
             pads = self.platform.request(name)