mirror of https://github.com/YosysHQ/picorv32.git
Add FuseSoC .core file for SPI Flash model
This allows other cores to depend on spiflash. Can also be used to run the spiflash testbench with fusesoc run --tool=<tool> spiflash --firmware=path/to/firmware.hex This has been tested with icarus, modelsim and xsim. Fails with isim If --tool is left out, icarus will be used as default
This commit is contained in:
parent
9b6ea045f9
commit
262da6444c
|
@ -0,0 +1,24 @@
|
||||||
|
CAPI=2:
|
||||||
|
|
||||||
|
name : ::spiflash:0
|
||||||
|
|
||||||
|
filesets:
|
||||||
|
model:
|
||||||
|
files : [spiflash.v]
|
||||||
|
file_type : verilogSource
|
||||||
|
tb:
|
||||||
|
files : [spiflash_tb.v]
|
||||||
|
file_type : verilogSource
|
||||||
|
|
||||||
|
targets:
|
||||||
|
default:
|
||||||
|
default_tool : icarus
|
||||||
|
filesets : [model, "is_toplevel? (tb)"]
|
||||||
|
parameters : [firmware]
|
||||||
|
toplevel : [testbench]
|
||||||
|
|
||||||
|
parameters :
|
||||||
|
firmware:
|
||||||
|
datatype : file
|
||||||
|
description : Initial SPI Flash contents (in verilog hex format)
|
||||||
|
paramtype : plusarg
|
Loading…
Reference in New Issue