Lab_NHMFL
/
upsilon
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge branch 'master' of ssh://github.com/phm19a/upsilon

This commit is contained in:
Peter McGoron 2023-01-23 05:00:08 +00:00
parent b1ba3434cf 00ac3e03dc
commit c68027f24f
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
firmware/rtl/control_loop/control_loop_sim.cpp
View File

@ -7,12 +7,14 @@
#include <random>
#include <unistd.h>
// Other classes implemented (Verilator)
#include <verilated.h>
#include "control_loop_math_implementation.h"
#include "control_loop_cmds.h"
#include "Vcontrol_loop_sim_top.h"
using ModType = Vcontrol_loop_sim_top;
// Clock
uint32_t main_time = 0;
double sc_time_stamp() {
return main_time;
@ -52,10 +54,12 @@ int main(int argc, char **argv) {
mod->clk = 0;
// Replace CONTROL_LOOP_P with an int P and the number with char or string seed
set_value(0b11010111000010100011110101110000101000111, CONTROL_LOOP_P);
/* Constant values must be sized to 64 bits, or else the compiler
* will think they are 32 bit and silently mess things up
*/
// Replace CONTROL_LOOP_I with int I
set_value((V)6 << CONSTS_FRAC, CONTROL_LOOP_I);
set_value(20, CONTROL_LOOP_DELAY);
set_value(10000, CONTROL_LOOP_SETPT);