update README.md
This commit is contained in:
parent
2f92199c37
commit
d06e0a8589
22
README.md
22
README.md
|
@ -9,16 +9,16 @@ Read [doc/docker.md](doc/docker.md) to set up the Docker build environment.
|
|||
|
||||
## Project Organization
|
||||
|
||||
* `boot/`: This folder is the central place for all built files. This
|
||||
* [boot](boot/): This folder is the central place for all built files. This
|
||||
includes the kernel image, rootfs, gateware, etc. This directory also
|
||||
includes everything the TFTP server has to access.
|
||||
* `build/`: Docker build environment.
|
||||
* `buildroot/`: Buildroot configuration files.
|
||||
* `doc/`: Documentation.
|
||||
* `doc/copying`: Licenses.
|
||||
* `gateware/`: FPGA source.
|
||||
* `gateware/rtl`: Verilog sources.
|
||||
* `gateware/rtl/control_loop`: Control loop code.
|
||||
* `gateware/rtl/spi`: SPI code.
|
||||
* `linux/`: Software that runs on the controller.
|
||||
* `opensbi/`: OpenSBI configuration files and source fragments.
|
||||
* [build](build/): Docker build environment.
|
||||
* [buildroot](buildroot/): Buildroot configuration files.
|
||||
* [doc](doc/): Documentation.
|
||||
* [doc/copying](doc/copying/): Licenses.
|
||||
* [gateware](gateware/): FPGA source.
|
||||
* [gateware/rtl](gateware/rtl/): Verilog sources.
|
||||
* [gateware/rtl/spi](gateware/rtl/spi/): SPI code (from another repo)
|
||||
* [linux](linux/): Software that runs on the controller.
|
||||
* [opensbi](opensbi/): OpenSBI configuration files and source fragments.
|
||||
* [swic](swic/): Code that runs on the PicoRV32 soft core.
|
||||
|
|
Loading…
Reference in New Issue