 Peter McGoron
|
15b8fcbe7e
|
reset pins and test clock
|
2023-05-10 14:35:57 -04:00 |
|
Peter McGoron
|
40fd1ab6fe
|
add debug clock
|
2023-04-20 15:20:42 -04:00 |
|
Peter McGoron
|
e19a626945
|
dac, adc switch and documentation
|
2023-04-04 15:10:32 -04:00 |
|
Peter McGoron
|
11f7cfd388
|
refactor soc.py base.v interface
|
2023-04-02 21:35:51 +00:00 |
|
Peter McGoron
|
55fc252382
|
pass yosys
|
2023-03-15 17:08:55 -04:00 |
|
Peter McGoron
|
fbbd41c95e
|
codegen
|
2023-03-15 14:57:22 -04:00 |
|
Peter McGoron
|
953e42b80c
|
change control_loop to m4 scripts, add common makefile
|
2023-03-15 18:30:08 +00:00 |
|
Peter McGoron
|
0f40b2cd95
|
base: add new waveform pins
|
2023-03-15 06:29:19 +00:00 |
|
Peter McGoron
|
36e5b964d5
|
lint base.v
|
2023-03-14 04:06:42 +00:00 |
|
Peter McGoron
|
d198273155
|
add base.m4
|
2023-03-14 01:40:17 +00:00 |