Lab_NHMFL
/
upsilon
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Free and open source SoC for Scanning Probe Microscopy
254 Commits 2 Branches 0 Tags 895 KiB
Verilog 44.7%
Python 23.4%
C++ 11.8%
Tcl 7.6%
M4 5.7%
Other 6.8%
Go to file
Peter McGoron 054609a459 refactor control loop interface 2023-06-28 17:38:41 -04:00
boot sucessfully boot MAINLINE Linux! 2023-06-05 16:50:08 -04:00
build refactor csr2mp and docker Makefile 2023-06-26 15:49:20 -04:00
buildroot add ssh key 2023-06-22 15:59:06 -04:00
client z output reading 2023-06-27 17:50:55 -04:00
doc refactor control loop interface 2023-06-28 17:38:41 -04:00
gateware refactor control loop interface 2023-06-28 17:38:41 -04:00
linux z output reading 2023-06-27 17:50:55 -04:00
opensbi/litex/vexriscv refactor control loop interface 2023-06-28 17:38:41 -04:00
.gitignore .gitignore: import from upsilon_docker 2023-06-14 15:15:51 -04:00
README.md refactor control loop interface 2023-06-28 17:38:41 -04:00

README.md

upsilon

Upsilon is a 100% free and open source STM/AFM controller for FPGAs running Linux. Read doc/copying/README.md for license information.

Quickstart

Read doc/copying/docker.md to set up the Docker build environment.

Project Organization

  • boot/: This folder is the central place for all built files. This includes the kernel image, rootfs, gateware, etc. This directory also includes everything the TFTP server has to access.
  • build/: Docker build environment.
  • buildroot/: Buildroot configuration files.
  • doc/: Documentation.
  • doc/copying: Licenses.
  • gateware/: FPGA source.
  • gateware/rtl: Verilog sources.
  • gateware/rtl/control_loop: Control loop code.
  • gateware/rtl/spi: SPI code.
  • linux/: Software that runs on the controller.
  • opensbi/: OpenSBI configuration files and source fragments.