upsilon/gateware/rtl/spi/spi_master_ss.v

5 lines
150 B
Verilog

`define SPI_MASTER_SS_NAME spi_master_ss
`define SPI_MASTER_NAME spi_master
/* verilator lint_off DECLFILENAME */
`include "spi_master_ss_template.v"