Repositories Users Organizations
Sort
Newest Oldest Alphabetically Reverse alphabetically Recently updated Least recently updated Most stars Fewest stars Most forks Fewest forks
Hardware / litex
C 0 0
Build your hardware, easily!
fpga hardware system-on-chip
Updated 2024-10-17 13:45:44 -04:00
Hardware / liteeth
Python 0 0
Small footprint and configurable Ethernet core
Updated 2024-10-16 05:28:45 -04:00
Hardware / f4pga
Python 0 0
FOSS Flow For FPGA
documentation sphinx symbiflow
Updated 2024-10-15 12:15:18 -04:00
peter / UNSLISP
Scheme 0 0
R7RS Scheme LISP compiler for GLLV bytecode, written to work in R3RS
Updated 2024-10-13 22:11:36 -04:00
Hardware / litex-boards
Python 0 0
LiteX boards files
Updated 2024-10-10 02:57:56 -04:00
Hardware / litedram
Python 0 0
Small footprint and configurable DRAM core
Updated 2024-09-27 03:34:36 -04:00
Hardware / VexRiscv
Assembly 0 0
A FPGA friendly 32 bit RISC-V CPU implementation
fpga verilog soc softcore spinalhdl cpu vhdl riscv
Updated 2024-09-23 02:44:43 -04:00
Hardware / litescope
Python 0 0
Small footprint and configurable embedded FPGA logic analyzer
Updated 2024-09-20 06:35:27 -04:00
peter / incrementalgraph
Python 0 0
Efficiently update a matplotlib graph over time
Updated 2024-09-16 10:10:34 -04:00
peter / markov-scm
Scheme 0 0
markov generator in scheme
Updated 2024-09-14 12:17:07 -04:00
peter / define-namespace
Scheme 0 0
R5RS portable library for a subset of R7RS define-library
Updated 2024-07-29 21:21:10 -04:00
peter / http2https
Python 0 0
HTTP to HTTPS proxy
Updated 2024-07-19 06:56:03 -04:00
peter / universalservice
C 0 0
Garbage collectors in C
Updated 2024-07-16 19:55:39 -04:00
peter / Flatrate Archived
C 0 0
C89 lisp implementation
Updated 2024-06-23 01:07:03 -04:00
Hardware / picorv32
Verilog 0 0
PicoRV32 - A Size-Optimized RISC-V CPU
Updated 2024-06-17 02:20:13 -04:00
Lab_NHMFL / upsilon-docker Archived
Makefile 0 0
Upsilon build scripts using docker
Updated 2024-06-02 23:08:32 -04:00
Lab_NHMFL / upsilon
Verilog 0 0
Free and open source SoC for Scanning Probe Microscopy
Updated 2024-06-02 22:48:20 -04:00
clib / aatree.h
C 0 0
single file, intrusive AA-tree balanced tree structure in C
Updated 2024-06-02 22:27:23 -04:00
peter / reference-man-pages
Roff 0 0
Mandoc man pages for scientific reference
Updated 2024-06-02 21:50:30 -04:00
Hardware / f4pga-examples
Verilog 0 0
Example designs showing different ways to use F4PGA toolchains.
fpga f4pga fpga-designs litex symbiflow-toolchains verilog conda-packages vexriscv
Updated 2024-03-27 07:22:52 -04:00