24 lines
592 B
Markdown
24 lines
592 B
Markdown
|
# Booth Multiplier
|
||
|
|
|
||
|
|
Sequentially multiply two signed twos-compliment integers in
|
||
|
|
Verilog using the [Booth Algorithm][1].
|
||
|
|
|
||
|
|
[1]: https://en.wikipedia.org/wiki/Booth%27s_multiplication_algorithm
|
||
|
|
|
||
|
|
## License
|
||
|
|
|
||
|
|
All source code is licensed under the CERN-OHL-W v2 or later.
|
||
|
|
|
||
|
|
## Usage
|
||
|
|
|
||
|
|
Set parameters `A1_LEN` and `A2_LEN` to the argument size of the
|
||
|
|
first and second integer. Set `A2LEN_SIZ` equal to
|
||
|
|
`floor(log2(A2_LEN) + 1)`.
|
||
|
|
|
||
|
|
After inputting each integer, pulse `arm` and wait until `fin` goes
|
||
|
|
high to retreive the output in `outn`.
|
||
|
|
|
||
|
|
## Simulating
|
||
|
|
|
||
|
|
Simulation is done with Verilator. Run `make`.
|