VexRiscv/scripts/Murax/iCE40-hx8k_breakout_board_xip/toplevel.v

76 lines
1.9 KiB
Coq
Raw Normal View History

2018-09-18 10:53:26 -04:00
`timescale 1ns / 1ps
module toplevel(
input io_J3,
input io_H16,
input io_G15,
output io_G16,
input io_F15,
output io_B12,
input io_B10,
input io_P12,
output io_P11,
output io_R11,
output io_R12,
output [7:0] io_led
);
wire [31:0] io_gpioA_read;
wire [31:0] io_gpioA_write;
wire [31:0] io_gpioA_writeEnable;
wire io_mainClk;
wire io_jtag_tck;
SB_GB mainClkBuffer (
.USER_SIGNAL_TO_GLOBAL_BUFFER (io_J3),
.GLOBAL_BUFFER_OUTPUT ( io_mainClk)
);
SB_GB jtagClkBuffer (
.USER_SIGNAL_TO_GLOBAL_BUFFER (io_H16),
.GLOBAL_BUFFER_OUTPUT ( io_jtag_tck)
);
assign io_led = io_gpioA_write[7 : 0];
wire [1:0] io_xpi_sclk_write;
wire io_xpi_data_0_writeEnable;
wire [1:0] io_xpi_data_0_read;
wire [1:0] io_xpi_data_0_write;
wire io_xpi_data_1_writeEnable;
wire [1:0] io_xpi_data_1_read;
wire [1:0] io_xpi_data_1_write;
wire [0:0] io_xpi_ss;
assign io_P11 = io_xpi_data_0_write[0];
assign io_xpi_data_1_read[0] = io_P12;
assign io_xpi_data_1_read[1] = io_P12;
assign io_R11 = io_xpi_sclk_write[0];
assign io_R12 = io_xpi_ss[0];
Murax murax (
.io_asyncReset(0),
.io_mainClk (io_mainClk ),
.io_jtag_tck(io_jtag_tck),
.io_jtag_tdi(io_G15),
.io_jtag_tdo(io_G16),
.io_jtag_tms(io_F15),
.io_gpioA_read (io_gpioA_read),
.io_gpioA_write (io_gpioA_write),
.io_gpioA_writeEnable(io_gpioA_writeEnable),
.io_uart_txd(io_B12),
.io_uart_rxd(io_B10),
.io_xpi_sclk_write(io_xpi_sclk_write),
.io_xpi_data_0_writeEnable(io_xpi_data_0_writeEnable),
.io_xpi_data_0_read(io_xpi_data_0_read),
.io_xpi_data_0_write(io_xpi_data_0_write),
.io_xpi_data_1_writeEnable(io_xpi_data_1_writeEnable),
.io_xpi_data_1_read(io_xpi_data_1_read),
.io_xpi_data_1_write(io_xpi_data_1_write),
.io_xpi_ss(io_xpi_ss)
);
endmodule