Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

More Unrolls

Browse source
This commit is contained in:
Tom Verbeure 2018-05-28 07:20:26 +00:00
parent 1613191779
commit 0335543309
1 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
src/main/scala/vexriscv/TestsWorkspace.scala
View file

@ -117,8 +117,8 @@ object TestsWorkspace {
new MulDivIterativePlugin(
genMul = true,
genDiv = true,
mulUnroolFactor = 32,
divUnroolFactor = 1
mulUnrollFactor = 32,
divUnrollFactor = 1
),
// new DivPlugin,
new CsrPlugin(CsrPluginConfig.all(0x80000020l).copy(deterministicInteruptionEntry = false)),
@ -298,4 +298,4 @@ object TestsWorkspace {
//TODO MulPlugin doesn't fit well on Artix (FMAX)
//TODO PcReg design is unoptimized by Artix synthesis
//TODO FMAX SRC mux + bipass mux prioriti
//TODO FMAX, isFiring is to pesimisstinc in some cases(include removeIt flushed ..)
//TODO FMAX, isFiring is to pesimisstinc in some cases(include removeIt flushed ..)