Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

#176 fix typo

This commit is contained in:
Dolu1990 2021-04-22 14:02:46 +02:00
parent 32e4ea406f
commit 0a0998fcea
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/DebugPlugin.scala
View File

@ -329,7 +329,7 @@ class DebugPlugin(var debugClockDomain : ClockDomain, hardwareBreakpointCount :
} }
if(pipeline.things.contains(DEBUG_BYPASS_CACHE)) pipeline(DEBUG_BYPASS_CACHE) := True if(pipeline.things.contains(DEBUG_BYPASS_CACHE)) pipeline(DEBUG_BYPASS_CACHE) := True
} }
when(!allowEBreak) { when(allowEBreak) {
pipeline.plugins.foreach { pipeline.plugins.foreach {
case p: ExceptionInhibitor => p.inhibateEbreakException() case p: ExceptionInhibitor => p.inhibateEbreakException()
case _ => case _ =>