Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

main.cpp add VEXRISCV_JTAG=yes

This commit is contained in:
Dolu1990 2022-11-10 13:43:14 +01:00
parent f71234786f
commit 0bfaf06a4a
2 changed files with 33 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
src/test/cpp/regression/main.cpp
View File

@ -3073,6 +3073,31 @@ public:
#include "jtag.h"
#ifdef VEXRISCV_JTAG
class VexRiscvJtag : public SimElement{
public:
Workspace *ws;
VVexRiscv* top;
VexRiscvJtag(Workspace* ws){
this->ws = ws;
this->top = ws->top;
}
virtual void onReset(){
top->debugReset = 1;
}
virtual void preCycle(){
}
virtual void postCycle(){
top->debugReset = 0;
}
};
#endif
void Workspace::fillSimELements(){
#ifdef IBUS_SIMPLE
simElements.push_back(new IBusSimple(this));
@ -3126,6 +3151,10 @@ void Workspace::fillSimELements(){
#ifdef RISCV_JTAG
simElements.push_back(new Jtag(&top->jtag_tms, &top->jtag_tdi, &top->jtag_tdo, &top->jtag_tck, 4));
#endif
#ifdef VEXRISCV_JTAG
simElements.push_back(new Jtag(&top->jtag_tms, &top->jtag_tdi, &top->jtag_tdo, &top->jtag_tck, 4));
simElements.push_back(new VexRiscvJtag(this));
#endif
}
mutex Workspace::staticMutex;

4
src/test/cpp/regression/makefile
View File

@ -308,6 +308,10 @@ ifeq ($(RISCV_JTAG),yes)
ADDCFLAGS += -CFLAGS -DRISCV_JTAG
endif
ifeq ($(VEXRISCV_JTAG),yes)
ADDCFLAGS += -CFLAGS -DVEXRISCV_JTAG
endif
ifeq ($(REF),yes)
ADDCFLAGS += -CFLAGS -DREF