Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update README.md

This commit is contained in:
Dolu1990 2017-11-07 00:12:58 +01:00 committed by GitHub
parent 173336af33
commit 0cf278b04f
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 11 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
README.md
View File

@ -520,11 +520,13 @@ So there is the reset interconnect in case you use the debug plugin :
VexRiscv VexRiscv
+------------------+ +------------------+
| | | |
toplevelReset >----+-----> debugReset | toplevelReset >----+--------> debugReset |
| | | | | |
| +--< debug_resetOut | | +-----< debug_resetOut |
| | | | | | | |
+--+--> reset | +--or>-+-> reset |
| | | | |
+------------------+ | +------------------+
|
+-> Interconnect / Peripherals
``` ```