Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Pass regressions machinemode with CSR config including Supervisor

This commit is contained in:
Dolu1990 2019-03-20 14:14:59 +01:00
parent d205f88fb8
commit 130a69eeae
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/demo/Linux.scala
View File

@ -136,7 +136,7 @@ object LinuxGen {
divUnrollFactor = 1 divUnrollFactor = 1
), ),
// new DivPlugin, // new DivPlugin,
new CsrPlugin(CsrPluginConfig.all(0x80000020l)), new CsrPlugin(CsrPluginConfig.linux(0x80000020l)),
// new CsrPlugin(//CsrPluginConfig.all2(0x80000020l).copy(ebreakGen = true)/* // new CsrPlugin(//CsrPluginConfig.all2(0x80000020l).copy(ebreakGen = true)/*
// CsrPluginConfig( // CsrPluginConfig(
// catchIllegalAccess = false, // catchIllegalAccess = false,

2
src/main/scala/vexriscv/plugin/CsrPlugin.scala
View File

@ -89,7 +89,7 @@ object CsrPluginConfig{
mtvecAccess = CsrAccess.READ_WRITE, mtvecAccess = CsrAccess.READ_WRITE,
mtvecInit = mtVecInit, mtvecInit = mtVecInit,
mepcAccess = CsrAccess.READ_WRITE, mepcAccess = CsrAccess.READ_WRITE,
mscratchGen = false, mscratchGen = true,
mcauseAccess = CsrAccess.READ_WRITE, mcauseAccess = CsrAccess.READ_WRITE,
mbadaddrAccess = CsrAccess.READ_WRITE, mbadaddrAccess = CsrAccess.READ_WRITE,
mcycleAccess = CsrAccess.READ_WRITE, mcycleAccess = CsrAccess.READ_WRITE,