Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Briey testbench, fix io_coreInterrupt to zero to avoid external interrupt set by random boots values

This commit is contained in:
Dolu1990 2018-02-22 22:36:13 +01:00
parent d957934949
commit 137b1ee32c
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/test/cpp/briey/main.cpp
View File

@ -416,6 +416,8 @@ public:
Vga *vga = new Vga(top,640,480); Vga *vga = new Vga(top,640,480);
vgaClk->add(vga); vgaClk->add(vga);
#endif #endif
top->io_coreInterrupt = 0;
} }