Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

restore tests without CSR catch all

This commit is contained in:
Dolu1990 2018-08-17 19:33:41 +02:00
parent 330ee14a23
commit 1d3ac7830b
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/test/scala/vexriscv/TestIndividualFeatures.scala
View File

@ -462,7 +462,7 @@ class TestIndividualFeatures extends FunSuite {
new HazardDimension,
new RegFileDimension,
new SrcDimension,
new CsrDimension(sys.env.getOrElse("VEXRISCV_REGRESSION_FREERTOS_COUNT", "4")),
new CsrDimension(sys.env.getOrElse("VEXRISCV_REGRESSION_FREERTOS_COUNT", "4")),
new DecoderDimension,
new DebugDimension
)
@ -534,7 +534,7 @@ class TestIndividualFeatures extends FunSuite {
println(s"Seed=$seed")
for(i <- 0 until sys.env.getOrElse("VEXRISCV_REGRESSION_CONFIG_COUNT", "100").toInt){
var positions : List[VexRiscvPosition] = null
val universe = VexRiscvUniverse.universes.filter(e => rand.nextBoolean()) :+ VexRiscvUniverse.CATCH_ALL //TODO
val universe = VexRiscvUniverse.universes.filter(e => rand.nextBoolean())
do{
positions = dimensions.map(d => d.randomPosition(universe, rand))