Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

Fix mprv

Browse source
This commit is contained in:
Dolu1990 2019-03-25 11:47:56 +01:00
parent c34f5413a3
commit 1ec11dc03d
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/MmuPlugin.scala
View file

@ -110,7 +110,7 @@ class MmuPlugin(virtualRange : UInt => Bool,
val requireMmuLockup = virtualRange(port.bus.cmd.virtualAddress) && !port.bus.cmd.bypassTranslation && csr.satp.mode
if(!allowMachineModeMmu) {
requireMmuLockup clearWhen(!csr.status.mprv && privilegeService.isMachine())
if(port.priority == MmuPort.PRIORITY_DATA) requireMmuLockup clearWhen(csr.status.mprv && pipeline(config.MPP) === 3)
if(port.priority != MmuPort.PRIORITY_DATA) requireMmuLockup clearWhen(csr.status.mprv && pipeline(config.MPP) === 3)
}
when(requireMmuLockup) {