Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

More named signals

This commit is contained in:
Dolu1990 2021-06-09 11:27:18 +02:00
parent 0e89ebeced
commit 1ee45eeb0a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/Misc.scala
View File

@ -136,7 +136,7 @@ object StreamForkVex{
object StreamVexPimper{
implicit class StreamFlushPimper[T <: Data](pimped : Stream[T]){
def m2sPipeWithFlush(flush : Bool, discardInput : Boolean = true, collapsBubble : Boolean = true, flushInput : Bool = null): Stream[T] = {
val ret = cloneOf(pimped)
val ret = cloneOf(pimped).setCompositeName(pimped, "m2sPipe", true)
val rValid = RegInit(False)
val rData = Reg(pimped.payloadType)