Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

fix compilation

This commit is contained in:
Charles Papon 2019-12-24 01:09:55 +01:00
parent 3b494e97cd
commit 2a06907902
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/vexriscv/demo/SynthesisBench.scala
View File

@ -1,10 +1,11 @@
package vexriscv.demo package vexriscv.demo
import spinal.core._ import spinal.core._
import spinal.lib._
import spinal.lib.eda.bench._ import spinal.lib.eda.bench._
import spinal.lib.eda.icestorm.IcestormStdTargets import spinal.lib.eda.icestorm.IcestormStdTargets
import vexriscv.VexRiscv import vexriscv.VexRiscv
import vexriscv.plugin.{DecoderSimplePlugin, KeepAttribute} import vexriscv.plugin.{DecoderSimplePlugin}
import scala.collection.mutable.ArrayBuffer import scala.collection.mutable.ArrayBuffer
import scala.util.Random import scala.util.Random