Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix RVC decompressor don't care #296

This commit is contained in:
Dolu1990 2023-01-18 15:19:33 +01:00
parent 7d3a862183
commit 2bc6e70f03
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/Misc.scala
View File

@ -12,7 +12,7 @@ object RvcDecompressor{
} }
def apply(i : Bits, rvf : Boolean, rvd : Boolean): Bits ={ def apply(i : Bits, rvf : Boolean, rvd : Boolean): Bits ={
val ret = Bits(32 bits).assignDontCare() val ret = B(0, 32 bits)
val rch = B"01" ## i(9 downto 7) val rch = B"01" ## i(9 downto 7)
val rcl = B"01" ## i(4 downto 2) val rcl = B"01" ## i(4 downto 2)