Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

sync

This commit is contained in:
Dolu1990 2023-04-04 18:11:33 +02:00
parent 95e61a7951
commit 320867e135
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/CsrPlugin.scala
View File

@ -857,7 +857,7 @@ class CsrPlugin(val config: CsrPluginConfig) extends Plugin[VexRiscv] with Excep
wakeService.askWake() wakeService.askWake()
} }
} }
stoptime = out(debugMode && dcsr.stoptime).setName("stoptime") stoptime = out(RegNext(debugMode && dcsr.stoptime) init(False)).setName("stoptime")
//Very limited subset of the trigger spec //Very limited subset of the trigger spec
val trigger = (debugTriggers > 0) generate new Area { val trigger = (debugTriggers > 0) generate new Area {