Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

#60 Fix instruction cache refill

This commit is contained in:
Charles Papon 2019-04-08 14:24:37 +02:00
parent fd15a938c5
commit 32921491b8
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/vexriscv/plugin/IBusCachedPlugin.scala
View File

@ -230,6 +230,7 @@ class IBusCachedPlugin(resetVector : BigInt = 0x80000000l,
} }
redoFetch clearWhen(!iBusRsp.readyForError) redoFetch clearWhen(!iBusRsp.readyForError)
cache.io.cpu.fill.valid clearWhen(!iBusRsp.readyForError)
if (catchSomething) decodeExceptionPort.valid clearWhen(fetcherHalt) if (catchSomething) decodeExceptionPort.valid clearWhen(fetcherHalt)
redoBranch.valid := redoFetch redoBranch.valid := redoFetch