Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

TestIndividual supervisor missing CSR=yes

This commit is contained in:
Dolu1990 2023-02-23 11:59:13 +01:00
parent 9605b663bf
commit 344b2d4eda
2 changed files with 13464 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13463
src/test/resources/asm/mmu.asm Normal file
View File

File diff suppressed because it is too large Load Diff

2
src/test/scala/vexriscv/TestIndividualFeatures.scala
View File

@ -554,7 +554,7 @@ class CsrDimension(freertos : String, zephyr : String, linux : String) extends V
if(supervisor){ if(supervisor){
new VexRiscvPosition("Supervisor") with CatchAllPosition{ new VexRiscvPosition("Supervisor") with CatchAllPosition{
override def applyOn(config: VexRiscvConfig): Unit = config.plugins += new CsrPlugin(CsrPluginConfig.linuxFull(0x80000020l)) override def applyOn(config: VexRiscvConfig): Unit = config.plugins += new CsrPlugin(CsrPluginConfig.linuxFull(0x80000020l))
override def testParam = s"FREERTOS=$freertos ZEPHYR=$zephyr LINUX_REGRESSION=$linux SUPERVISOR=yes" override def testParam = s"FREERTOS=$freertos ZEPHYR=$zephyr LINUX_REGRESSION=$linux SUPERVISOR=yes CSR=yes"
} }
} else if(pmp){ } else if(pmp){
new VexRiscvPosition("Secure") with CatchAllPosition{ new VexRiscvPosition("Secure") with CatchAllPosition{