Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

remove MuraxSim fixed path

Browse source
This commit is contained in:
Dolu1990 2017-12-19 22:33:46 +01:00
parent 7f2b2181c1
commit 3c0588eb4b
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
src/test/scala/vexriscv/MuraxSim.scala
View file

@ -14,8 +14,8 @@ import spinal.lib.com.uart.sim.{UartDecoder, UartEncoder}
object MuraxSim { object MuraxSim {
def main(args: Array[String]): Unit = { def main(args: Array[String]): Unit = {
// val config = MuraxConfig.default.copy(onChipRamSize = 256 kB) // def config = MuraxConfig.default.copy(onChipRamSize = 256 kB)
val config = MuraxConfig.default.copy(onChipRamSize = 4 kB, onChipRamHexFile = "/home/spinalvm/hdl/VexRiscv/src/main/ressource/hex/muraxDemo.hex") def config = MuraxConfig.default.copy(onChipRamSize = 4 kB, onChipRamHexFile = "src/main/ressource/hex/muraxDemo.hex")
SimConfig(new Murax(config)).allOptimisation.doManagedSim{dut => SimConfig(new Murax(config)).allOptimisation.doManagedSim{dut =>
val mainClkPeriod = (1e12/dut.config.coreFrequency.toDouble).toLong val mainClkPeriod = (1e12/dut.config.coreFrequency.toDouble).toLong