Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

DBus coupled timings improvement

This commit is contained in:
Charles Papon 2023-03-05 20:31:40 +08:00
parent 153445ff21
commit 3cf8508db1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/vexriscv/plugin/DBusCachedPlugin.scala
View File

@ -409,7 +409,7 @@ class DBusCachedPlugin(val config : DataCacheConfig,
tightlyCoupledAddressStage match { tightlyCoupledAddressStage match {
case false => case false =>
case true => { case true => {
val go = RegInit(False) setWhen(arbitration.isValid) clearWhen(arbitration.isMoving) val go = RegInit(False) setWhen(arbitration.isValid) clearWhen(!arbitration.isStuck)
arbitration.haltItself.setWhen(arbitration.isValid && input(MEMORY_ENABLE) && input(MEMORY_TIGHTLY).orR && !go) arbitration.haltItself.setWhen(arbitration.isValid && input(MEMORY_ENABLE) && input(MEMORY_TIGHTLY).orR && !go)
} }
} }